


5. A High-k dielectric (HfO_2) directly on Si leads to a higher interface trap density at the HfO_2/Si interface compared to the SiO_2/Si interface. In Sze and Ng's book on Page 214, the trap neutral level E_0 is used to describe a non-ideal oxide-semiconductor interface. Figure A shows that the trap neutral level E_0 locates in between the conduction band minimum and valence band maximum. Identify which part of trap states are dominated by donor-type trap states and which part of trap states are dominated by acceptor-type states in Figure A. If the Fermi level E_F is located above E_0 , identify which part of traps are filled in Figure B and the sign (+ or - or neutral) of these traps. If the Fermi level E_F is located below E_0 , identify which part of traps are empty in Figure C and the sign (+ or - or neutral) of these traps. (10 point)



Write in Exam Book Only

6. Sketch the low-frequency and high-frequency C-V characteristics (y-axis C; x-axis V) of an ideal SiO₂/Si MOS capacitor. What kind of low-frequency and high-frequency C-V curves will be obtained if the measurement is performed on a HfO₂/Si MOS capacitor with the same EOT but with a significant interface trap density. Please draw all four C-V curves into the same plot. Draw to scale. (10 point)
7. Interface traps affect C-V characteristics and on-state performance of a MOSFET. They also affect the off-state performance of a device. In the presence of a significant interface trap density D_{it} , the sub-threshold slope becomes S (with $D_{it}) = (\ln 10)(kT/q)(1 + C_{it}/C_{ox})$. If the measured value for S is 100 mV/dec, and we assume the device in Problem 4, what is the average D_{it} for the composite oxide/Si interface? If we cannot improve the interface by means of an optimized process, how could one still achieve a device with $S=80$ mV/dec ? (20 points)

Write in Exam Book Only