Skip navigation

Publications

2018

  • ACCLIB: Accelerators as libraries
    J. R. Stevens, Y. Du, V. Kozhikkott, A. Raghunathan
    Design, Automation & Test in Europe Conference & Exhibition (DATE), 2018 …
  • Vibration-based secure side channel for medical devices
    Y. Kim, W. S. Lee, V. Raghunathan, N. K. Jha, A. Raghunathan
    US Patent App. 15/552,180

2017

  • SparCE: Sparsity aware General Purpose Core Extensions to Accelerate Deep Neural Networks
    S. Sen, S. Jain, S. Venkataramani, A. Raghunathan
    arXiv preprint arXiv:1711.06315
  • DISASTER: Dedicated Intelligent Security Attacks on Sensor-Triggered Emergency Responses
    A. Mosenia, S. Sur-Kolay, A. Raghunathan, N. K. Jha
    IEEE Transactions on Multi-Scale Computing Systems 3 (4), 255-268
  • Energy-efficient object detection using semantic decomposition
    P. Panda, S. Venkataramani, A. Sengupta, A. Raghunathan, K. Roy
    IEEE Transactions on Very Large Scale Integration (VLSI) Systems 25 (9 …
  • Continuous authentication system and method based on bioaura
    A. Mosenia, S. Sur-Kolay, A. Raghunathan, N. K. Jha
    US Patent App. 15/425,440
  • Approximate Error Detection With Stochastic Checkers
    N. Gala, S. Venkataramani, A. Raghunathan, V. Kamakoti
    IEEE Transactions on Very Large Scale Integration (VLSI) Systems 25 (8 …
  • Safety-driven architecture for implantable and wearable medical devices
    N. K. Jha, Y. Kim, V. Raghunathan, A. Raghunathan
    US Patent App. 15/416,648
  • AXSERBUS: A quality-configurable approximate serial bus for energy-efficient sensing
    Y. Kim, S. Behroozi, V. Raghunathan, A. Raghunathan
    Low Power Electronics and Design (ISLPED, 2017 IEEE/ACM International …
  • A Programmable Event-driven Architecture for Evaluating Spiking Neural Networks
    A. Roy, S. Venkataramani, N. Gala, S. Sen, K. Veezhinathan, ...
    Low Power Electronics and Design (ISLPED, 2017 IEEE/ACM International …
  • Approximate memory compression for energy-efficiency
    A. Ranjan, A. Raha, V. Raghunathan, A. Raghunathan
    Low Power Electronics and Design (ISLPED, 2017 IEEE/ACM International …
  • Scaledeep: A scalable compute architecture for learning and evaluating deep networks
    S. Venkataramani, A. Ranjan, S. Banerjee, D. Das, S. Avancha, ...
    Proceedings of the 44th Annual International Symposium on Computer …
  • A pathway to enable exponential scaling for the beyond-cmos era
    J. P. Wang, S. S. Sapatnekar, C. H. Kim, P. Crowell, S. Koester, S. Datta, K. Roy, ...
    Proceedings of the 54th Annual Design Automation Conference 2017, 16
  • CABA: continuous authentication based on bioaura
    A. Mosenia, S. Sur-Kolay, A. Raghunathan, N. K. Jha
    IEEE Transactions on Computers 66 (5), 759-772
  • DyVEDeep: Dynamic Variable Effort Deep Neural Networks
    S. Ganapathy, S. Venkataramani, B. Ravindran, A. Raghunathan
    arXiv preprint arXiv:1704.01137
  • Wearable medical sensor-based system design: A survey
    A. Mosenia, S. Sur-Kolay, A. Raghunathan, N. K. Jha
    IEEE Transactions on Multi-Scale Computing Systems 3 (2), 124-138
  • Approximate computing for spiking neural networks
    S. Sen, S. Venkataramani, A. Raghunathan
    2017 Design, Automation & Test in Europe Conference & Exhibition (DATE), 193-198
  • STAxCache: An approximate, energy efficient STT-MRAM cache
    A. Ranjan, S. Venkataramani, Z. Pajouhi, R. Venkatesan, K. Roy, ...
    2017 Design, Automation & Test in Europe Conference & Exhibition (DATE), 356-361
  • Asymmetric Underlapped FinFETs for Near-and Super-Threshold Logic at Sub-10nm Technology Nodes
    A. A. Goud, R. Venkatesan, A. Raghunathan, K. Roy
    ACM Journal on Emerging Technologies in Computing Systems (JETC) 13 (2), 23
  • Yield, Area, and Energy Optimization in STT-MRAMs Using Failure-Aware ECC
    Z. Pajouhi, X. Fong, A. Raghunathan, K. Roy
    ACM Journal on Emerging Technologies in Computing Systems (JETC) 13 (2), 20
  • Computing in memory with spin-transfer torque magnetic RAM
    S. Jain, A. Ranjan, K. Roy, A. Raghunathan
    arXiv preprint arXiv:1703.02118
  • Energy-efficient reduce-and-rank using input-adaptive approximations
    A. Raha, S. Venkataramani, V. Raghunathan, A. Raghunathan
    IEEE Transactions on Very Large Scale Integration (VLSI) Systems 25 (2), 462-475
  • Model-based iterative CT image reconstruction on GPUs
    A. Sabne, X. Wang, S. J. Kisner, C. A. Bouman, A. Raghunathan, S. P. Midkiff
    Proceedings of the 22nd ACM SIGPLAN Symposium on Principles and Practice of …
  • Design and management of battery-supercapacitor hybrid electrical energy storage systems for regulation services
    Y. Kim, V. Raghunathan, A. Raghunathan
    IEEE Transactions on Multi-Scale Computing Systems 3 (1), 12-24

Anand Raghunathan's DBLP Page

Anand Raghunathan's Google Citations