# A ferroelectric semiconductor field-effect transistor

Mengwei Si<sup>1,2</sup>, Atanu K. Saha<sup>1</sup>, Shengjie Gao<sup>2,3</sup>, Gang Qiu<sup>1,2</sup>, Jingkai Qin<sup>1,2</sup>, Yuqin Duan<sup>1,2</sup>, Jie Jian<sup>4</sup>, Chang Niu<sup>1,2</sup>, Haiyan Wang<sup>1,4</sup>, Wenzhuo Wu<sup>2,3</sup>, Sumeet K. Gupta<sup>1</sup> and Peide D. Ye<sup>0,1,2\*</sup>

Ferroelectric field-effect transistors employ a ferroelectric material as a gate insulator, the polarization state of which can be detected using the channel conductance of the device. As a result, the devices are potentially of use in non-volatile memory technology, but they suffer from short retention times, which limits their wider application. Here, we report a ferroelectric semiconductor field-effect transistor in which a two-dimensional ferroelectric semiconductor, indium selenide ( $\alpha$ -ln<sub>2</sub>Se<sub>3</sub>), is used as the channel material in the device.  $\alpha$ -ln<sub>2</sub>Se<sub>3</sub> was chosen due to its appropriate bandgap, room-temperature ferroelectricity, ability to maintain ferroelectricity down to a few atomic layers and its potential for large-area growth. A passivation method based on the atomic layer deposition of aluminium oxide (Al<sub>2</sub>O<sub>3</sub>) was developed to protect and enhance the performance of the transistors. With 15-nm-thick hafnium oxide (HfO<sub>2</sub>) as a scaled gate dielectric, the resulting devices offer high performance with a large memory window, a high on/off ratio of over 10<sup>8</sup>, a maximum on current of 862  $\mu$ A  $\mu$ m<sup>-1</sup> and a low supply voltage.

erroelectric materials exhibit a spontaneous polarization in the absence of an external electric field. This polarization can be reoriented by ion displacement in the crystal, and polarization switching can be triggered by an external electrical field such that ferroelectric materials can have two electrically controllable nonvolatile states<sup>1</sup>. As a result, ferroelectric random access memory (FeRAM) has long been studied as a non-volatile memory technology<sup>2-14</sup>. FeRAM uses a ferroelectric capacitor to build a one-transistor-one-capacitor (1T1C) cell. However, the reading process in the capacitor-type FeRAM is destructive and requires a rewrite after each reading operation. This structure has been commercialized but has a limited market share.

Ferroelectric field-effect transistors (Fe-FETs; Fig. 1a) can be used to build a type of one-transistor (1T) non-volatile memory. In a Fe-FET, a ferroelectric insulator is employed as the gate insulator in a metal–oxide–semiconductor field-effect transistor (MOSFET). The channel conductance is used to detect the polarization state in the ferroelectric gate insulator so that the data reading operation in Fe-FETs is non-destructive. Fe-FET is a promising memory technology due to the fast switching speed in ferroelectric materials (nanoseconds or less<sup>4,9,11,15,16</sup>), its non-destructive readout, its non-volatile memory state and its simple structure for high-density integration.

Despite the fact that this Fe-FET structure was first proposed in 1957 (ref. <sup>17</sup>), it has not yet been commercialized because of its short retention time. The two major causes of this are the depolarization field and the gate leakage current. The depolarization field is the result of the potential drop across the interfacial dielectric and the band bending of the semiconductor, which leads to charge trapping at the ferroelectric insulator/semiconductor interface<sup>2,6,14,18</sup>. Therefore, charge trapping and gate leakage current can cause charge accumulation at the ferroelectric insulator/semiconductor interface, which leads to threshold voltage ( $V_{\rm T}$ ) drift and destruction of the memory state.

In this Article, we report a ferroelectric semiconductor fieldeffect transistor (FeS-FET), which has the potential to address the issues of Fe-FETs in non-volatile memory applications. In our FeS-FET, a ferroelectric semiconductor is used as the channel material while the gate insulator is the dielectric (Fig. 1b). The two nonvolatile polarization states in the FeS-FETs exist in the ferroelectric semiconductor. Therefore, a high-quality amorphous gate insulator can be used instead of the common polycrystalline ferroelectric insulator found in Fe-FETs. Furthermore, the mobile charges in the semiconductor can screen the depolarization field across the semiconductor. Thus, the charge trapping and leakage current through the ferroelectric insulator found in conventional Fe-FETs can potentially be eliminated. As a result, our approach could offer performance improvements over conventional Fe-FETs in non-volatile memory applications.

Our FeS-FETs use the two-dimensional (2D) ferroelectric semiconductor  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> as the channel material.  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> was selected<sup>19-25</sup> because of its appropriate bandgap of ~1.39 eV, its room-temperature ferroelectricity<sup>23</sup> with a Curie temperature above 200 °C, the ability to maintain ferroelectricity down to a few atomic layers<sup>20,22</sup> and the feasibility for large-area growth<sup>26,27</sup>. When using a scaled HfO<sub>2</sub> gate insulator, the fabricated FeS-FETs exhibit high performance with a large memory window, a high on/off ratio of over 10<sup>8</sup>, a maximum on current of 862 µA µm<sup>-1</sup> and a low supply voltage.

#### **FeS-FET device physics**

The working mechanism of a FeS-FET is fundamentally different from a traditional Fe-FET. In a Fe-FET, only the polarization bound charges at the gate insulator/semiconductor interface can affect the electrostatics. The ferroelectric polarization switching can tune the threshold voltage ( $V_T$ ) of the device by reversing the polarity of the polarization bound charge, and so a counterclockwise  $I_D-V_{GS}$  hysteresis loop can be achieved. However, in a FeS-FET, the polarization charges accumulate at both the bottom surface (BS) and top surface (TS) of the ferroelectric semiconductor, as shown in Fig. 1c. As a result, the drain current ( $I_D$ ) of the FeS-FET is determined by both the bottom and top surfaces of the semiconductor. As shown

<sup>&</sup>lt;sup>1</sup>School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA. <sup>2</sup>Birck Nanotechnology Center, Purdue University, West Lafayette, IN, USA. <sup>3</sup>School of Industrial Engineering, Purdue University, West Lafayette, IN, USA. <sup>4</sup>School of Materials Science and Engineering, Purdue University, West Lafayette, IN, USA. <sup>4</sup>School of Materials Science and Engineering, Purdue University, West Lafayette, IN, USA. <sup>4</sup>School of Materials Science and Engineering, Purdue University, West Lafayette, IN, USA. <sup>4</sup>School of Materials Science and Engineering, Purdue University, West Lafayette, IN, USA. <sup>4</sup>School of Materials Science and Engineering, Purdue University, West Lafayette, IN, USA. <sup>4</sup>School of Materials Science and Engineering, Purdue University, West Lafayette, IN, USA. <sup>4</sup>School of Materials Science and Engineering, Purdue University, West Lafayette, IN, USA. <sup>4</sup>School of Materials Science and Engineering, Purdue University, West Lafayette, IN, USA. <sup>4</sup>School of Materials Science and Engineering, Purdue University, West Lafayette, IN, USA. <sup>4</sup>School of Materials Science and Engineering, Purdue University, West Lafayette, IN, USA. <sup>4</sup>School of Materials Science and Engineering, Purdue University, West Lafayette, IN, USA. <sup>4</sup>School of Materials Science and Engineering, Purdue University, West Lafayette, IN, USA. <sup>4</sup>School of Materials Science and Engineering, Purdue University, West Lafayette, IN, USA. <sup>4</sup>School of Materials Science and Engineering, Purdue University, West Lafayette, IN, USA. <sup>4</sup>School of Materials Science and Engineering, Purdue University, West Lafayette, IN, USA. <sup>4</sup>School of Materials Science and Engineering, Purdue University, West Lafayette, IN, USA. <sup>4</sup>School of Materials Science and Engineering, Purdue University, West Lafayette, IN, USA. <sup>4</sup>School of Materials Science and Engineering, Purdue University, West Lafayette, IN, USA. <sup>4</sup>School of Materials Science and Engineering, Purdue University, West Lafayette, IN, USA. <sup>4</sup>School of Materials Science and Engineering,

## ARTICLES

#### **NATURE ELECTRONICS**



**Fig. 1]** Schematic diagram and proposal for a ferroelectric semiconductor field-effect transistor (FeS-FET). a, Schematic of a Fe-FET. b, Schematic of a FeS-FET. In the FeS-FET, the conventional semiconductor channel is replaced by a ferroelectric semiconductor, while the gate insulator is still conventional dielectric. **c**, Polarization bound charge distribution in a FeS-FET in polarization down (after negative gate bias) and polarization up (after positive gate bias) states. **d**, Band diagram of a FeS-FET with high effective oxide thickness (EOT) in polarization (P) up and polarization down states and the corresponding  $I_D$ - $V_{GS}$  characteristics. A clockwise hysteresis loop is achieved due to partial polarization switching. **e**, Band diagram of a FeS-FET with low EOT in polarization up and polarization down states and the corresponding  $I_D$ - $V_{GS}$  characteristics. A counterclockwise hysteresis loop is achieved due to full polarization switching.

in Fig. 1c, if the FeS-FET is in the polarization down state, negative bound charges accumulate at the TS while positive bound charges accumulate at the BS, and vice versa for the polarization up state.

The coupled ferroelectric and semiconducting nature of  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> is critical to analyse and understand the device operation of the FeS-FET. Due to its semiconducting nature, the channel can exhibit mobile charges depending on the relative positions of the conduction/valence band edges and the Fermi level,  $E_{\rm F}$ . The presence of such mobile charges can allow a non-uniform distribution of the electric field (*E* field) across the different layers of  $\alpha$ -In<sub>2</sub>Se<sub>3</sub>. The amount of *E* field in the channel, in turn, determines the extent of polarization switching in the  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> layers. Such complex interactions in the proposed device lead to unique characteristics, which can be broadly categorized into clockwise hysteretic and counterclockwise hysteretic. The direction of hysteresis is dependent on *E* field in the channel, determined by the gate dielectric thickness and the applied gate voltage,  $V_{\rm GS}$ . To explain this in more detail, two different EOTs are considered: high EOT and low EOT.

For simplicity, the band diagram of the FeS-FET is first discussed without considering the band bending induced by its semiconducting nature. The major difference between a high-EOT device and a low-EOT device is the strength of the electric field across the semiconductor. For example, in the experiments in this work, the maximum voltage applied for the high-EOT device with 90 nm SiO<sub>2</sub> gate insulator is 50 V (EOT  $\approx$  90 nm, max voltage/EOT  $\approx$  0.56 V nm<sup>-1</sup>). The maximum voltage applied for the low-EOT device with 15 nm HfO<sub>2</sub> gate insulator is 5 V (EOT  $\approx$  3 nm, max voltage/EOT  $\approx$  1.7 V nm<sup>-1</sup>). The huge difference on the displacement field (*D* field) is critical to the *I*-*V* characteristics of the FeS-FET. For high-EOT devices, the electric field across the semiconductor is not strong enough to penetrate to the top surface of the

ferroelectric semiconductor, as shown in Fig. 1d. Accordingly, only partial switching happens near the oxide/semiconductor interface. For low-EOT devices, the electric field is sufficiently strong to trigger full polarization switching in the ferroelectric semiconductor, as shown in Fig. 1e. The high and low EOT conditions are applied for the following discussion. Numerical simulation confirmed the validity of all these conditions and will be discussed later.

In the high EOT condition (shown in the band diagram in Fig. 1d) in the polarization down state, mobile charges can accumulate at the BS because of band bending, so the channel resistance is low. Similarly, in the polarization up state, the mobile charge density at the BS is low, resulting in high channel resistance. A negative voltage below the coercive voltage  $(V_{C_{-}})$  leads to the polarization down state and a positive voltage above the coercive voltage  $(V_{C+})$  leads to the polarization up state. Therefore, the curve of drain current in the high EOT condition  $(I_{DHE})$  versus  $V_{GS}$  has a clockwise hysteresis loop. In low EOT conditions, the electric field across the semiconductor is sufficiently large that it can penetrate fully into the semiconductor. In this case, the TS can become conducting due to full polarization switching. As shown in the band diagram in Fig. 1e, in the polarization down state, mobile charges do not exist at the TS, so the channel resistance is high. Similarly, in the polarization up state, mobile charges can accumulate at the TS, resulting in low channel resistance. Note that the BS is much easier to control with the gate voltage, so by adjusting the gate voltage the mobile charge at the BS can be fully depleted. Therefore, the curve of drain current in low EOT conditions  $(I_{DLE})$  versus  $V_{GS}$  has a counterclockwise hysteresis loop. Both directions of hysteresis loop can be realized depending on the EOT of the dielectric. Note that the above discussion is a simplified picture that does not consider the band bending induced by mobile carriers. Sophisticated and complete theory and

#### **NATURE ELECTRONICS**

#### b α-In<sub>2</sub>Se<sub>3</sub> α-In<sub>o</sub>Se Au Au Ti Ti Insulator Rhombohedral R3m d С 0110 1010 Intensity (a.u.) Se In Se 0 10 2 Δ 6 8 X-ray energy (keV) е f ~1.39 eV 105 cm<sup>-1</sup> Raman intensity (a.u.) PL intensity (a.u.) 89 cm 180 cm<sup>-1</sup> 187 cm<sup>-1</sup> 194 cm<sup>-1</sup> 158 cm 1.2 1.3 1.5 1.6 50 100 150 200 250 1.4 Raman shift (cm<sup>-1</sup>) Energy (eV)

Fig. 2 | Material properties of the ferroelectric semiconductor  $\alpha$ -ln<sub>2</sub>Se<sub>3</sub>. **a**, Crystal structure of the ferroelectric semiconductor  $\alpha$ -ln<sub>2</sub>Se<sub>3</sub>. **b**, Schematic of the experimental  $\alpha$ -ln<sub>2</sub>Se<sub>3</sub> FeS-FET, which consists of a heavily doped silicon substrate as the back-gate electrode, 15 nm HfO<sub>2</sub> or 90 nm SiO<sub>2</sub> as the gate dielectric, 2D thin-film  $\alpha$ -ln<sub>2</sub>Se<sub>3</sub> as the channel ferroelectric semiconductor and 30 nm Ti/50 nm Au as source/drain electrodes. **c**, HAADF-STEM image and the corresponding SAED image (inset) of thin  $\alpha$ -ln<sub>2</sub>Se<sub>3</sub> film. **d**, EDS spectrum of the thin  $\alpha$ -ln<sub>2</sub>Se<sub>3</sub> film. The measured at% values for ln and Se are 37 and 63, respectively. **e**,**f**, Photoluminescence (PL) spectrum (**e**) and Raman spectrum (**f**) of bulk  $\alpha$ -ln<sub>2</sub>Se<sub>3</sub>, showing a bandgap of -1.39 eV without considering the 2D exciton binding energy. Raman and photoluminescence spectrums are measured at room temperature and confirm the semiconducting properties of the  $\alpha$ -ln<sub>2</sub>Se<sub>3</sub>.

numerical simulations considering both ferroelectric and semiconducting natures have been developed and provide the same conclusion; these will be discussed later. Experimentally,  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> FeS-FETs with 90 nm SiO<sub>2</sub> as the gate insulator, as in the high EOT condition, show a clockwise hysteresis loop, while  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> FeS-FETs with 15 nm HfO<sub>2</sub>, as in the low EOT condition, show a counterclockwise hysteresis loop.

#### Experiments on $\alpha$ -In<sub>2</sub>Se<sub>3</sub> FeS-FETs

 $\alpha$ -In<sub>2</sub>Se<sub>3</sub> is a recently discovered 2D ferroelectric semiconductor, which is used in this work to demonstrate the FeS-FET operation.  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> bulk crystals were grown by the melt method with a layered non-centrosymmetric rhombohedral *R3m* structure<sup>19</sup>, as shown in Fig. 2a. The  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> FeS-FET (Fig. 2b) consists of a heavily p-doped Si substrate as the back-gate electrode, 15 nm HfO<sub>2</sub> or 90 nm SiO<sub>2</sub> as the gate insulator, 2D  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> as the ferroelectric semiconductor channel and 30 nm Ti/50 nm Au as source/drain electrodes. An optimized 10 nm Al<sub>2</sub>O<sub>3</sub> capping layer was grown by atomic layer

## ARTICLES

deposition (ALD) at 175 °C on top of the  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> channel, which provided a significant performance enhancement when compared with  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> FeS-FETs without passivation. A high-angle annular dark field scanning transmission electron microscopy (HAADF-STEM) image of a thin  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> flake is shown in Fig. 2c. The distinct arrangement of atoms can be clearly identified, with the fringe space of (100) planes measured to be 0.35 nm, confirming an ideal hexagonal lattice structure for the  $\alpha$ -In<sub>2</sub>Se<sub>3</sub>. The corresponding selected-area electron diffraction (SAED) image (Fig. 3c, inset) shows six-fold symmetry with a perfect hexagonal crystal structure, indicating that the  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> flake is highly single-crystallized. Energy dispersive spectroscopy (EDS) results (Fig. 2d) confirm the atomic percentage (at%) ratio between In and Se of ~2:3. Figure 2e presents a photoluminescence spectrum of a bulk  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> crystal, measured from 1.2 eV to 1.6 eV, indicating a direct bandgap of ~1.39 eV. Figure 2f shows a Raman spectrum measured from a bulk  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> crystal, showing peak positions consistent with literature reports<sup>24</sup>.

A strong piezoelectric response is observed from a 78.7-nm-thick  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> flake, which is shown in Fig. 3a-c by piezoresponse force microscopy (PFM). To extract the piezoelectric coefficient, different a.c. voltages were applied on the sample from a conductive atomic force microscopy (AFM) tip, showing a linear relationship between the mechanical deformation (PFM amplitude) and the electric field. The effective piezoelectric coefficient  $(d_{33})$  of the  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> flake is 32 pm V<sup>-1</sup> (Supplementary Section 1). From the background noise shown in Fig. 3c, it is clear that the mechanical deformation in the PFM measurement is dominated by the intrinsic ferroelectric polarization. Figure 3d,g shows two different measurement schematics on  $\alpha$ -In<sub>2</sub>Se<sub>3</sub>, the metal-semiconductor-metal (MSM) structure and the metal-oxide-semiconductor (MOS) structure. Figure 3e,f shows the PFM phase and PFM amplitude versus voltage hysteresis loop of a 15.3-nm-thick  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> flake on conductive Ni, showing clear ferroelectric polarization switching under an external electric field. The photoluminescence measurement of the bandgap and PFM measurement of polarization switching together suggest the  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> used in this work is a ferroelectric semiconductor. Note that PFM hysteresis is just a necessary condition but is not a sufficient condition for ferroelectric materials. As mobile charges exist in a semiconductor, such charges may screen and prevent the electric field penetrating into the body of the semiconductor, so the ferroelectric polarization switching may be different in a MOS structure. Therefore, it is important to test whether the polarization in  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> can be switched by an external electric field in a MOS structure. Figure 3h,i shows the PFM phase and PFM amplitude versus voltage hysteresis loop of 6 nm Al<sub>2</sub>O<sub>3</sub>/16.3 nm  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> on Ni. The ferroelectric hysteresis loop suggests that  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> has switchable polarization in a MOS device structure. Thus, it is viable to apply  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> as the channel for a FeS-FET. The raw data for the PFM measurements are provided in Supplementary Section 1.

Figure 4a presents a top-view false-colour scanning electron microscope (SEM) image of a fabricated  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> FeS-FET with ALD passivation, capturing the α-In<sub>2</sub>Se<sub>3</sub> thin film and Ti/Au electrodes. The electrical performance of the unpassivated device is described in Supplementary Section 2. The α-In<sub>2</sub>Se<sub>3</sub> FeS-FET without ALD passivation shows a clear clockwise hysteresis loop and a large memory window over 70 V. A high on/off ratio of over 107 at  $V_{\rm DS}\!=\!0.5\,{\rm V}$  between on and off states is also achieved. It was found that the performance of the  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> FeS-FET could be further enhanced by ALD Al<sub>2</sub>O<sub>3</sub> passivation, as shown in Fig. 4a. Figure 4b shows the  $I_{\rm D}$ - $V_{\rm GS}$  characteristics of a representative  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> FeS-FET with ALD passivation and 90 nm SiO<sub>2</sub> as gate insulator. Lowtemperature ALD-grown Al<sub>2</sub>O<sub>3</sub> not only offers passivation on the  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> surface, but also provides an electron doping effect due to the positive fixed charges<sup>28,29</sup>. The transfer curve was measured by a double gate voltage sweep at different  $V_{\rm DS}$  for a device with a channel length ( $L_{ch}$ ) of 1 µm and channel thickness ( $T_{ch}$ ) of 52.2 nm. The



**Fig. 3 | PFM measurement on an \alpha-ln<sub>2</sub>Se<sub>3</sub> thin film. a-c**, PFM amplitude (**a**), PFM phase (**b**) and PFM background (**c**) images of a 78.7-nm-thick  $\alpha$ -ln<sub>2</sub>Se<sub>3</sub> flake on a heavily doped silicon substrate. **d**, Schematic of PFM measurements using the MSM structure. **e**,**f**, PFM phase (**e**) and PFM amplitude (**f**) versus voltage hysteresis loop of 15.3 nm  $\alpha$ -ln<sub>2</sub>Se<sub>3</sub> on Ni, showing clear ferroelectric polarization switching under an external electric field. **g**, Schematic of PFM measurements using the MOS structure. **h**,**i**, PFM phase (**h**) and PFM amplitude (**i**) versus voltage hysteresis loop of 6 nm Al<sub>2</sub>O<sub>3</sub>/16.3 nm  $\alpha$ -ln<sub>2</sub>Se<sub>3</sub> on Ni. The ferroelectric hysteresis loop suggests that  $\alpha$ -ln<sub>2</sub>Se<sub>3</sub> has switchable polarization in the MOS device structure.

transfer curve shows a clear clockwise hysteresis loop. A high on/ off ratio of over  $10^8$  at  $V_{DS} = 1$  V is also achieved, suggesting a highquality oxide/semiconductor interface. The minimum subthreshold slope (SS) at  $V_{\rm DS} = 0.05 \,\rm V$  achieved in this device is  $650 \,\rm mV \, dec^{-1}$ , indicating an estimated interface trap density  $(D_{it})$  of  $2.6 \times 10^{12}$  cm<sup>-2</sup> without considering the semiconductor capacitance. Figure 4c presents the  $I_{\rm D}-V_{\rm DS}$  characteristics of the same  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> FeS-FET as used for Fig. 4b. A maximum drain current of  $671 \,\mu\text{A}\,\mu\text{m}^{-1}$  is achieved. Considering the long channel length  $(L_{ch}=1\,\mu m)$  used here, the  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> FeS-FETs can have a much higher on current at a shorter channel length, with the potential for high-speed applications. Figure 4d shows the  $g_{\rm m}$ - $V_{\rm GS}$  characteristics at  $V_{\rm DS}$  = 0.05 V for the same device as in Fig. 4b. Maximum values of transconductance  $(g_{\rm m})$  at  $V_{\rm DS} = 0.05 \,\rm V$  of  $0.60 \,\mu\rm S \,\mu\rm m^{-1}$  and  $0.94 \,\mu\rm S \,\mu\rm m^{-1}$  are obtained for the forward and reverse gate voltage sweeps, respectively. The extrinsic field-effect mobility ( $\mu_{\rm FE}$ ) calculated using the maximum  $g_{\rm m}$  in forward sweep is found to be  $312 \,{\rm cm}^2 \,{\rm V}^{-1} \,{\rm s}^{-1}$  and in reverse sweep 488 cm<sup>2</sup>V<sup>-1</sup>s<sup>-1</sup> without extracting the relative large contact resistance due to the Schottky contacts. Note that the extrinsic fieldeffect mobility is different from the intrinsic mobility of  $\alpha$ -In<sub>2</sub>Se<sub>3</sub>. Here, it only serves as a reference for the transport properties of the devices (a discussion about the accuracy of field-effect mobility estimation is provided in Supplementary Section 5). The performances of the  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> FeS-FETs are significantly improved by the

10 nm Al<sub>2</sub>O<sub>3</sub> ALD passivation when comparing to the unpassivated devices shown in Supplementary Section 2 ( $\mu_{\rm FE} = 19.3 \,{\rm cm}^2 {\rm V}^{-1} {\rm s}^{-1}$  in forward sweep and  $\mu_{\rm FE} = 68.1 \,{\rm cm}^2 {\rm V}^{-1} {\rm s}^{-1}$  in reverse sweep). The  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> FeS-FET with 90 nm SiO<sub>2</sub> gate insulator was also characterized at very low temperatures down to 80 mK. The existence of a hysteresis window similar to the one at room temperature indicates that the clockwise  $I_{\rm D}-V_{\rm GS}$  hysteresis loop is caused by ferroelectric polarization switching instead of charge trapping<sup>30,31</sup>. A detailed discussion is provided in Supplementary Section 3. Note that the clockwise hysteresis properties in the FeS-FETs can be integrated together with Fe-FETs as a Fe<sup>2</sup>-FET, where both insulator and semiconductor are ferroelectric. In the Fe<sup>2</sup>-FET, a deep steep-slope subthreshold and hysteresis-free perfomance can be achieved at the same time (see Supplementary Section 8 for details) if all the device parameters are optimized.

The clockwise hysteresis loop in  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> FeS-FETs indicates that the BS is the dominating conducting channel (Fig. 1d). The counterclockwise hysteresis loop can be achieved by careful design of the device structure. By scaling the gate oxide thickness and applying high-*k* dielectrics (HfO<sub>2</sub>), a much higher *D* field can be applied inside the gate oxide, where *k* is the dielectric constant. By applying the high *D* field, the  $I_D$ - $V_{GS}$  curve of the  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> FeS-FET with 15 nm HfO<sub>2</sub> as gate dielectric becomes counterclockwise (and also with a high on/off ratio > 10<sup>8</sup>), as shown in Fig. 4e. The device has a channel

## ARTICLES



**Fig. 4 | Switching characteristics of \alpha-ln<sub>2</sub>Se<sub>3</sub> FeS-FETs. a**, Schematic of the experimental  $\alpha$ -ln<sub>2</sub>Se<sub>3</sub> FeS-FET with ALD passivation and a false-colour topview SEM image of a fabricated  $\alpha$ -ln<sub>2</sub>Se<sub>3</sub> FeS-FET. **b**-d,  $I_D$ - $V_{DS}$  (**b**),  $I_D$ - $V_{DS}$  (**c**) and  $g_m$ - $V_{GS}$  (**d**) characteristics at room temperature of a representative  $\alpha$ -ln<sub>2</sub>Se<sub>3</sub> FeS-FET with 90 nm SiO<sub>2</sub> as gate dielectric and ALD passivation. The device has a channel length of 1µm and channel thickness of 52.2 nm. The device exhibits a large memory window, maximum drain current of 671µA µm<sup>-1</sup>, on/off ratio > 10<sup>8</sup>, high electron mobility with  $\mu_{FE}$  = 312 cm<sup>2</sup>V<sup>-1</sup>s<sup>-1</sup> measured in forward sweep and  $\mu_{FE}$  = 488 cm<sup>2</sup>V<sup>-1</sup>s<sup>-1</sup> measured in reverse sweep. **e**,  $I_D$ - $V_{GS}$  characteristics at room temperature of a representative  $\alpha$ -ln<sub>2</sub>Se<sub>3</sub> FeS-FET with 15 nm HfO<sub>2</sub> as gate insulator and ALD passivation. The device has a channel length of 1µm and channel thickness of 79 nm. **f**,  $I_D$ - $V_{DS}$  characteristics of an  $\alpha$ -ln<sub>2</sub>Se<sub>3</sub> FeS-FET device with 15 nm HfO<sub>2</sub> as gate dielectric and ALD passivation. The device has a channel length of 1µm and channel length of 1µm and a channel thickness of 92.1 nm. The device with 15 nm HfO<sub>2</sub> as gate dielectric and ALD passivation exhibits a significantly reduced supply voltage, high on/off ratio > 10<sup>8</sup> and maximum drain current of 862 µA µm<sup>-1</sup>.

length of 1 µm and a channel thickness of 79 nm. The enhanced electric field inside  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> can penetrate through to the top surface so that full polarization switching happens instead of partial switching as in the 90 nm SiO<sub>2</sub> case. As a result, TS conduction can lead to a counterclockwise hysteresis loop, as shown in Fig. 1e. As the charge trapping process cannot lead to a counterclockwise hysteresis loop, this result serves as conclusive proof of the existence of ferroelectricity and polarization switching. Figure 4f shows the  $I_D$ - $V_{DS}$  characteristics of an  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> FeS-FET. The device has a channel length of 1 µm and channel thickness of 92.1 nm.

A maximum drain current of  $862 \,\mu A \,\mu m^{-1}$  is achieved. The devices with 15 nm HfO<sub>2</sub> as gate dielectric and ALD passivation exhibit a significantly reduced supply voltage compared to the devices with 90 nm SiO<sub>2</sub> as the gate insulator, suggesting the potential of  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> FeS-FETs for low-power non-volatile memory application.

#### Simulation of $\alpha$ -In<sub>2</sub>Se<sub>3</sub> FeS-FETs

Theoretical analysis of the FeS-FETs and device-level simulations were conducted to investigate the clockwise and counterclockwise hysteresis in the I-V characteristics of FeS-FETs. More specifically,



**Fig. 5 | Simulation of**  $\alpha$ -**In**<sub>2</sub>**Se**<sub>3</sub> **FeS-FETs. a**, Simulation of  $l_0$ - $V_{GS}$  characteristics of an  $\alpha$ -**In**\_2Se<sub>3</sub> FeS-FET with EOT = 0.5 nm. **b**, Band diagram at  $V_{GS}$  = -1V in a forward gate voltage sweep, where the device is in the off state, and the band diagram at  $V_{GS}$  = -3.24 V in a reverse gate voltage sweep, where the device is in the on state. The counterclockwise hysteresis loop originates from TS conduction because of full polarization switching. S/D, source/drain. **c**, Simulation of the  $l_0$ - $V_{GS}$  characteristics of an  $\alpha$ -**In**\_2Se<sub>3</sub> FeS-FET with EOT = 30 nm. **d**, Band diagram at  $V_{GS}$  = -20 V in a forward gate voltage sweep, where the device is in the on state, and the band diagram at  $V_{GS}$  = -10 V in a reverse gate voltage sweep, where the device is in the on state, and the band diagram at  $V_{GS}$  = -10 V in a reverse gate voltage sweep, where the device is in the on state, and the band diagram at  $V_{GS}$  = -10 V in a reverse gate voltage sweep, where the device is in the on state, and the band diagram at  $V_{GS}$  = -10 V in a reverse gate voltage sweep, where the device is in the off state. The polarization vector near the gate insulator/ semiconductor interface is enlarged for better illustration. Note that the polarization direction near the interface is opposite the ones in the bulk and surface. The clockwise hysteresis loop originates from the bottom surface conduction because of partial polarization switching. S/D, source/drain. A detailed analysis via band diagrams at different gate voltages during a bidirectional gate voltage sweep for both low EOT and high EOT is discussed in Supplementary Section 6.

physics-based self-consistent simulations of the FeS-FET devices were performed by coupling Poisson's equation, the Ginzburg-Landau equation and the 2D charge equation. A van der Waals gap was assumed between the source/drain contacts and the semiconductor channel because of the 2D layered nature of α-In<sub>2</sub>Se<sub>3</sub>. Detailed simulation methods are provided in Supplementary Section 6. As shown in the simulation results in Fig. 5a,c, a clockwise  $I_{\rm D}$ - $V_{\rm GS}$  hysteresis loop is achieved for the high-EOT (30 nm) device and a counterclockwise hysteresis loop for the low-EOT (0.5 nm) device. For the low-EOT device, at  $V_{GS} = -1$  V in the forward gate voltage sweep, the device is in the polarization down state. As shown in the band diagram in Fig. 5b, the mobile charge density in the semiconductor is low, so the device is in the off state. At  $V_{GS} = -3.24$  V in the reverse gate voltage sweep, the device is in the polarization up state. This is full polarization switching, as shown in the polarization vector map. For the high-EOT device, at  $V_{GS} = -20$  V in the forward gate voltage sweep, the device is in the polarization down state. The device is in the on state due to BS inversion. At  $V_{GS} = -10$  V in the reverse gate voltage sweep, the ferroelectric semiconductor is in the polarization up state only near the gate oxide/semiconductor interface, indicating that this is a partial polarization switching. As a result, the device is in the off state without TS conduction (Fig. 5d). A detailed analysis with band diagrams at different gate voltages during a bidirectional gate voltage sweep for both low EOT and high EOT is discussed in Supplementary Section 6. The simulation results considering both the ferroelectric and semiconducting nature of the  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> confirm the validity of the simple picture discussed in Fig. 1.

#### Conclusions

We have reported a FeS-FET in which the 2D ferroelectric semiconductor  $\alpha\text{-In}_2Se_3$  is used as channel material. An ALD  $Al_2O_3$ 

passivation method was developed to protect and enhance the performance of the  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> FeS-FETs. The fabricated FeS-FETs exhibit high performance with a large memory window, a high on/off ratio of over 10<sup>8</sup>, a maximum on current of 862  $\mu$ A  $\mu$ m<sup>-1</sup> and a low supply voltage. Our FeS-FETs have the potential to surpass the capabilities of existing Fe-FETs for non-volatile memory applications.

#### Methods

**Device fabrication.**  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> was transferred onto 15 nm HfO<sub>2</sub> or 90 nm SiO<sub>2</sub> on a Si substrate using Scotch tape exfoliation. The p<sup>+</sup> Si wafers with 90 nm thermally grown SiO<sub>2</sub> were purchased from WaferPro. A 15 nm HfO<sub>2</sub> layer was deposited by ALD using [(CH<sub>3</sub>)<sub>2</sub>N]<sub>4</sub>Hf (TDMAHf) and H<sub>2</sub>O as precursors at 200 °C. 30 nm Ti and 50 nm Au were deposited by electron-beam evaporation and followed by a liftoff process for  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> back-gate transistors. An optimized 10 nm Al<sub>2</sub>O<sub>3</sub> layer was finally deposited by ALD using Al(CH<sub>3</sub>)<sub>3</sub> (TMA) and H<sub>2</sub>O as precursors at 175 °C.

Material characterization. Material characterizations on  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> crystals were carried out to investigate  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> as a single-crystal semiconducting and ferroelectric material, including STEM, photoluminescence, Raman spectroscopy and PFM. HAADF-STEM analysis was performed with an FEI Talos F200X equipped with a probe corrector. This microscope was operated with an acceleration voltage of 200 kV. Raman and photoluminescence measurements were carried out on a Horiba LabRAM HR800 Raman spectrometer. Dual a.c. resonance tracking PFM (DART-PFM) was carried out on Asylum Cypher ES AFM. Singlephase PFM characterization was carried out on a Keysight 5500 system in contact mode and the conductive AFM tip had an averaged spring constant of ~5 N m<sup>-1</sup>.

**Device characterization.** The thickness of the  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> was measured using a Veeco Dimension 3100 AFM system. SEM and EDS analyses were done using a Hitachi S-4800 FE-SEM system and an Oxford X-Max silicon drift detector. D.c. electrical characterization was performed with a Keysight B1500 system in a dark environment. Electrical data were collected with a Cascade Summit probe station at room temperature. Low-temperature Hall measurements at 80 mK were performed in an Oxford Triton 300 dilution fridge.

### **NATURE ELECTRONICS**

#### Data availability

The data that support the plots within this paper and other findings of this study are available from the corresponding author upon reasonable request. Raw data for the PFM measurements are provided in the Supplementary Information.

Received: 4 December 2018; Accepted: 1 November 2019; Published online: 09 December 2019

#### References

- Miller, S. L. & McWhorter, P. J. Physics of the ferroelectric nonvolatile memory field effect transistor. J. Appl. Phys. 72, 5999–6010 (1992).
- Ishiwara, H. Current status and prospects of FET-type ferroelectric memories. J. Semicond. Technol. Sci. 1, 1–14 (2001).
- Ishiwara, H. FeFET and ferroelectric random access memories. J. Nanosci. Nanotechnol. 12, 7619–7627 (2012).
- Müller, J. et al. Nanosecond polarization switching and long retention in a novel MFIS-FET based on ferroelectric HfO<sub>2</sub>. *IEEE Electron Device Lett.* 33, 185–187 (2012).
- Yurchuk, E. et al. Origin of the endurance degradation in the novel HfO<sub>2</sub>-based 1T ferroelectric non-volatile memories. In *IEEE International Reliability Physics Symposium* 2E.5.1–2E.5.5 (IEEE, 2014).
- Yurchuk, E. et al. Charge-trapping phenomena in HfO<sub>2</sub>-based FeFET-type nonvolatile memories. *IEEE Trans. Electron Devices* 63, 3501–3507 (2016).
- 7. Muller, J. et al. High endurance strategies for hafnium oxide based ferroelectric field effect transistor. In 2016 16th Non-Volatile Memory Technology Symposium (NVMTS) 7781517 (IEEE, 2016).
- Chung, W., Si, M. & Ye, P. D. Hysteresis-free negative capacitance germanium CMOS FinFETs with bi-directional sub-60 mV/dec. In *Proceedings of IEEE International Electron Devices Meeting* 365–368 (IEEE, 2017).
- 9. Chung, W. et al. First direct experimental studies of  $Hf_{0.5}Zr_{0.5}O_2$  ferroelectric polarization switching down to 100-picosecond in sub-60 mV/dec germanium ferroelectric nanowire FETs. In *Symposium on VLSI Technology* 89–90 (IEEE, 2018).
- Yoo, H. K. et al. Engineering of ferroelectric switching speed in Si doped HfO<sub>2</sub> for high-speed 1T-FERAM application. In *Proceedings of IEEE International Electron Devices Meeting* 481–484 (IEEE, 2017).
- Dünkel, S. et al. A FeFET based super-low-power ultra-fast embedded NVM technology for 22 nm FDSOI and beyond. In *Proceedings of IEEE International Electron Devices Meeting* 485–488 (IEEE, 2017).
- 12. Si, M. et al. Steep-slope hysteresis-free negative capacitance MoS<sub>2</sub> transistors. *Nat. Nanotechnol.* **13**, 24–29 (2018).
- Si, M., Liao, P.-Y., Qiu, G., Duan, Y. & Ye, P. D. Ferroelectric field-effect transistors based on MoS<sub>2</sub> and CuInP<sub>2</sub>S<sub>6</sub> two-dimensional van der Waals heterostructure. ACS Nano 12, 6700–6705 (2018).
- Mikolajick, T., Slesazeck, S., Park, M. H. & Schroeder, U. Ferroelectric hafnium oxide for ferroelectric random-access memories and ferroelectric field-effect transistors. *MRS Bull.* 43, 340–346 (2018).
- 15. Li, J. et al. Ultrafast polarization switching in thin-film ferroelectrics. *Appl. Phys. Lett.* **84**, 1174–1176 (2004).
- Larsen, P. K., Kampschöer, G. L. M., Ulenaers, M. J. E., Spierings, G. A. C. M. & Cuppens, R. Nanosecond switching of thin ferroelectric films. *Appl. Phys. Lett.* 59, 611–613 (1991).
- 17. Ross, I. M. Semiconductive translating device. US patent 2,791,760 (1957).
- 18. Ma, T. P. & Han, J. P. Why is nonvolatile ferroelectric memory field-effect transistor still elusive? *IEEE Electron Device Lett.* **23**, 386–388 (2002).
- Zhou, Y. et al. Out-of-plane piezoelectricity and ferroelectricity in layered α-In<sub>2</sub>Se<sub>3</sub> nanoflakes. *Nano Lett.* 17, 5508–5513 (2017).

- Ding, W. et al. Prediction of intrinsic two-dimensional ferroelectrics in In<sub>2</sub>Se<sub>3</sub> and other III<sub>2</sub>-VI<sub>3</sub> van der Waals materials. *Nat. Commun.* 8, 14956 (2017).
- 21. Cui, C. et al. Intercorrelated in-plane and out-of-plane ferroelectricity in ultrathin two-dimensional layered semiconductor In<sub>2</sub>Se<sub>3</sub>. *Nano Lett.* **18**, 1253–1258 (2018).
- 22. Xiao, J. et al. Intrinsic two-dimensional ferroelectricity with dipole locking. *Phys. Rev. Lett.* **120**, 227601 (2018).
- 23. Zheng, C. et al. Room temperature in-plane ferroelectricity in van der Waals In<sub>2</sub>Se<sub>3</sub>. *Sci. Adv.* **4**, eaar7720 (2018).
- 24. Wan, S. et al. Room-temperature ferroelectricity and switchable diode effect in two-dimensional  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> thin layers. *Nanoscale* **10**, 14885–14892 (2018).
- Xue, F. et al. Gate-tunable and multidirection-switchable memristive phenomena in a van der Waals ferroelectric. Adv. Mater. 31, 1901300 (2019).
- Lin, M. et al. Controlled growth of atomically thin In<sub>2</sub>Se<sub>3</sub> flakes by van der Waals epitaxy. *J. Am. Chem. Soc.* 135, 13274–13277 (2013).
- 27. Zhou, J. et al. Controlled synthesis of high-quality monolayered  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> via physical vapor deposition. *Nano Lett.* **15**, 6400–6405 (2015).
- McClellan, C. J., Yalon, E., Smithe, K. K., Suryavanshi, S. V. & Pop, E. Effective n-type doping of monolayer MoS<sub>2</sub> by AlO<sub>2</sub>. In 2017 75th Annual Device Research Conference (DRC) 7999392 (IEEE, 2017).
- Qiu, G. et al. High-performance few-layer tellurium CMOS devices enabled by atomic layer deposited dielectric doping technique. In 2018 76th Annual Device Research Conference (DRC) 8442253 (IEEE, 2018).
- Powell, M. J. Charge trapping instabilities in amorphous silicon–silicon nitride thin-film transistors. *Appl. Phys. Lett.* 43, 597–599 (1983).
- 31. Park, S. J. et al. Reconfigurable Si nanowire nonvolatile transistors. *Adv. Electron. Mater.* **4**, 1700399 (2018).

#### Acknowledgements

This work was supported in part by a NSF/AFOSR EFRI 2DARE programme and in part by ASCENT, one of six centres in JUMP, a Semiconductor Research Corporation (SRC) programme sponsored by DARPA. J.J. and H.W. acknowledge support from the US Office of Naval Research for the TEM effort at Purdue.

#### Author contributions

P.D.Y. and M.S. conceived the idea and proposed the FeS-FET concept. M.S. carried out device fabrication, electrical measurements and analysis. A.K.S. and S.K.G. performed the numerical simulation. S.G. and W.W. performed PFM measurements. J.Q., J.J. and H.W. conducted the TEM and EDS measurements. Y.D. and M.S. carried out SEM imaging and EDS analysis. G.Q. obtained the Raman and photoluminescence measurements. G.Q. and C.N. performed the low-temperature *I*-V and Hall measurements. M.S. and P.D.Y. co-wrote the manuscript and all authors commented on it.

#### **Competing interests**

The authors declare no competing interests.

#### Additional information

**Supplementary information** is available for this paper at https://doi.org/10.1038/ s41928-019-0338-7.

Correspondence and requests for materials should be addressed to P.D.Y.

Reprints and permissions information is available at www.nature.com/reprints.

**Publisher's note** Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

© The Author(s), under exclusive licence to Springer Nature Limited 2019

## ARTICLES