If you want to see real nanotechnology in action, check out Intel’s Penryn computer chip. It contains some 820 million transistors, each with features just a few tens of nanometers across. These transistors are so small that more than 2 million can fit on the period at the end of this sentence. A device inside each one flips an electrical switch on and off as many as 300 billion times a second. In the time it takes for one such flip, light travels less than half a centimeter.

Amazing—but not good enough. Late this year or early next, Intel plans to introduce a new line of chips that shrinks the components even smaller. For the past half-century, this perpetual contraction has been at the heart of the industry’s favorite trend: Moore’s Law, which holds that the number of transistors on chips will double about every 2 years. For most of that history, this downsizing, known as scaling, came about as engineers developed ever sharper chip-patterning techniques. But the past few years have brought a quiet revolution to chipmaking. Because conventional materials have started misbehaving at such small scales, engineers have had to call in reinforcements. Since the 1990s, chipmakers have gone from making their devices out of about 15 chemical elements to making them out of more than 50, in hope that the new additions will help them keep shrinking the devices.

Few doubt that Moore’s Law will hold for a couple more generations of chips, and perhaps even longer. But continuing this trend will not be a straightforward enterprise. Researchers are looking at redesigning the way they make transistors, incorporating new insulators, and even replacing Silicon as the semiconductor through which electrical charges flow in their circuitry. “There are very serious challenges ahead,” says electrical engineer Jesús del Alamo of the Massachusetts Institute of Technology (MIT) in Cambridge. Adds electrical engineer Mark Rodwell of the University of California, Santa Barbara, “Regardless of which technology wins, there’s a real sense that there aren’t too many years left to play this game.”

**Logical.** Conventional transistors, known as MOSFETs, keep getting smaller and better. Today, more than 30 million can fit on the head of a pin.
storybook marriage has thrived for decades because where they meet, they form a near-perfect union. At these interfaces, each silicon atom binds readily to four oxygen atoms. That's good, because it ties up unfilled bonds at the silicon channel's edge that can trap electrical charges in place and disrupt the transistor's ability to switch when prodded. Whenever defects occur, engineers can easily neutralize them by piping in hydrogen to latch onto any free bonds. The result has been that although other semiconductors are faster and stronger, the near-perfect union between silicon and silicon dioxide has made it possible to continually improve transistors.

Recently, however, the stress of relentless scaling has proved too great for SiO₂, which is only a moderately effective insulator. As transistors continued to shrink, engineers were forced to make their SiO₂ layer as thin as 1 nanometer, or about three atomic layers thick. That was so thin that it started to leak. "We were just running out of atoms," says Suman Datta, an electrical engineer and Intel veteran, who now works at Pennsylvania State University, University Park.

In the mid- to late 1990s, researchers at Intel, IBM, and elsewhere realized the days for silicon dioxide were just about up and that they needed to ditch silicon's devoted partner for a new trophied wife. Their goal was to find a material with a higher insulating value, known as its dielectric constant and denoted by the Greek letter kappa (κ). Researchers tested dozens of "high-k" alternatives, finally settling on a new bride called hafnium dioxide (HfO₂).

"It started off innocently, saying we'll just swap out the SiO₂ with a high dielectric constant [material] and be on our way," says Supratik Guha, a materials scientist and senior manager at IBM in Yorktown Heights, New York. Unfortunately, the change wasn't so simple. Among many other problems, the new insulator didn't form a clean interface with the gate above it, which was made from polycrystalline silicon. So engineers were forced to replace the polysilicon gate with titanium-based alloys that performed better. That change raised new problems, because the metal alloys couldn't handle the high temperatures used in manufacturing some of the other components. Ultimately, Intel worked out a manufacturing strategy, and last year the company began shipping chips made with the new metal gates and HfO₂ insulator. At the time, Gordon Moore, co-founder of Intel and eponymous drafter of the law, called the switch "the biggest change in transistor technology since ... the late 1960s."

What is sobering is that this relatively straightforward change took the industry a good 10 years to accomplish, and the challenges ahead appear to be far greater. "The complexity of the problems is only going to grow," Datta says. For starters, as Intel and other chip companies prepare to contract from the 45 nanometer scale to 32 nanometers (the numbers refer to half the distance between adjacent lines of memory cells), it appears that silicon dioxide is set to cause a new round of trouble. Even though SiO₂ was supposedly replaced as the gate insulator, a little bit has remained behind because it is nearly impossible to eliminate. When silicon is placed next to hafnium dioxide, Datta explains, some oxygen atoms at the interface invariably break their bonds to hafnium and hook up with silicon. This isn't all bad, he says, because the clean interface with that ultra-thin layer of SiO₂ seems to improve the conduction of electrical charges through the semiconductor channel. But with all the device components set to shrink again, the SiO₂ layer must also get thinner—and that could disrupt the flow of charges in the silicon. "It's a very tough problem," Datta says.

At the International Electron Devices Meeting (IEDM) in San Francisco in December 2008, Intel researchers reported that they had solved this problem and many others. The company announced that it had completed the development phase of its 32-nanometer—manufacturing process and would begin turning out the new chips by the end of 2009. Intel researchers haven't revealed their latest tricks, but Datta calls the performance data they have presented "excellent." Datta says he expects Intel to stick with HfO₂ for now, because it was so expensive to make the switch in the first place.

A new look
So if the next step in shrinking silicon electronics is on track, what's next? After 32 nanometers, the next step down is 22 nanometers. "This is where things get very interesting," Datta says. At this dimension, it's likely that HfO₂ will also begin to fail to contain current within its walls. If that happens, one option is to change to a material with an even higher dielectric constant, says Darrell Schlom, a high-k expert at Cornell University. Schlom's group has tested more than a dozen. Among the best, he says, is crystalline lanthanum lutetium oxide, which has a dielectric constant of 40, more than 10 times that of SiO₂ and nearly double that of HfO₂. A big challenge, however, is that the more elements make up the insulating material, the harder it is to keep the perfect order of the material at the interfaces.

Another option at this scale is to redesign the architecture of transistors altogether. One alternative, considered most likely for 22-nanometer scale devices, is to move away from layered, sandwichlike devices and stand the silicon channel on its side. Such devices, known as FinFETs (because the vertical silicon channel looks a bit like a fish fin), in principle would allow engineers to surround the channel on three sides with dielectrics and gate materials. Then using several gates in concert to trigger the flow of current in the channel could make it easier for engineers to control when the devices flip on and off and how much current they put out when they do.

Academic researchers have been turning out FinFETs and other exotic-shaped devices for years. Now, however, even the big chip players are looking at exotic designs. At IEDM, for example, a consortium of researchers from Toshiba, IBM, and Advanced Micro Devices reported making
the world’s smallest FinFET transistors with high-k dielectrics and metal gates. The new transistors were only half the size of previous FinFET record holders, and studies revealed that their geometry made them more reliable than planar versions, according to company press materials. But, at least for now, the new devices suffer from poor electrical contacts between the source and drain electrodes, Datta says.

The silicon wafer beneath it is a problem, equally difficult is the interface to a high-k dielectric above it. And so far, efforts to neutralize defects have proven underwhelming. Unlike silicon and SiO₂’s perfect marriage, “there’s no wonderful interface with the III-Vs,” Schlom says.

Another challenge is making transistors that conduct positive charges, called holes. That’s important for chip designers, as it allows them to sit next to each other with relatively few problems. Researchers elsewhere have also had success with InGaAs. In one example, researchers led by Peide "Peter" Ye of Purdue University in West Lafayette, Indiana, reported in the April 2008 issue of IEEE Electron Device Letters that they had made high-speed InGaAs n-type transistors that had a large output current when switched on, an important hurdle for the field.

Still, Ye and others acknowledge that III-Vs aren’t there yet. Ye’s InGaAs devices, for example, work splendidly when switched on, says materials scientist Paul McIntyre of Stanford University in Palo Alto, California; but try to switch one off and current still leaks through, like water overtopping a levee. In addition, neither Ye’s group nor any other has had much luck in making high-quality p-type transistors from InGaAs. At IEDM, Chau and colleagues at Intel did report novel InSb p-type transistors that are the fastest to date. But, for now, they too remain leaky when switched off.

There might be a workaround. Researchers at IBM and elsewhere have also had some success with making high-speed p-type transistors using germanium (Ge). And though Ge isn’t itself a III-V compound, it seems to integrate fairly well with them. One hope, Ye and others say, is that researchers will be able to make integrated circuitry using InGaAs n-type transistors next to Ge or InSb p-type transistors. Even if they succeed, however, the circuits could be prohibitively expensive to manufacture, as they require patterning very different materials in the same layer of the chips. Still, despite these challenges, Ye remains optimistic. “I think the future is still bright because there is no other choice,” he says.

That’s not entirely true. If III-Vs don’t pan out, or perhaps even if they do and last only a generation or two, there are plenty of far-out ideas for reinventing microelectronics. Among them: transistors made with single-layer carbon sheets called graphene, carbon nanotubes, or III-V nanowires. But for now, these upstarts still need plenty of work to have a shot at dethroning more-conventional approaches.

In any case, it’s clear that this work needs to happen soon, or the steady progress of Moore’s Law will begin to slow if not stop. “My own view is that we will not see another decade of scaling,” McIntyre says. Perhaps not. But MIT’s del Alamo and others point out that the $260-billion-a-year chip industry has been jumping over roadblocks for years. “The potential payoff is gigantic,” del Alamo says. Adds Datta: “One thing I’ve learned is, don’t predict the end of Moore’s Law.”

—ROBERT F. SERVICE