

# Size-Dependent-Transport Study of In<sub>0.53</sub>Ga<sub>0.47</sub>As Gate-All-Around Nanowire MOSFETs: Impact of Quantum Confinement and Volume Inversion

Jiangjiang J. Gu, *Student Member, IEEE*, Heng Wu, Yiqun Liu, Adam T. Neal, Roy G. Gordon, and Peide D. Ye, *Senior Member, IEEE*

**Abstract**—InGaAs gate-all-around nanowire MOSFETs with channel length down to 50 nm have been experimentally demonstrated by a top-down approach. The nanowire size-dependent transport properties have been systematically investigated. It is found that reducing nanowire dimension leads to higher on-current, transconductance, and effective mobility due to stronger quantum confinement and the volume-inversion effect. TCAD quantum mechanical simulation has been carried out to study the inversion charge distribution inside the nanowires. Volume-inversion effect appears at a larger dimension for InGaAs nanowire MOSFET than its Si counterpart.

**Index Terms**—Gate-all-around (GAA), InGaAs, nanowire.

## I. INTRODUCTION

FOR beyond 14-nm logic applications, InGaAs MOSFETs have recently been considered as one of the promising candidates [1]. To meet the stringent demands of electrostatic control, nonplanar 3-D structures have been introduced to the fabrication of InGaAs MOSFETs, including InGaAs FinFETs [2], multigate InGaAs quantum-well FETs [3], and most recently, InGaAs gate-all-around (GAA) nanowire MOSFETs [4].

In particular, the InGaAs GAA nanowire MOSFETs have been shown to offer good scalability down to channel length ( $L_{ch}$ ) of at least 50 nm, owing to the best electrostatic control of the GAA structure. High drive current ( $I_{on}$ ) of 1.17 mA/ $\mu$ m and peak transconductance ( $g_m$ ) of 0.7 mS/ $\mu$ m have also been achieved [4] despite the nonoptimized source/drain resistance ( $R_{SD}$ ) and large equivalent oxide thickness ( $EOT$ ), showing great promise of the InGaAs GAA technology. Moreover, a detailed scaling metrics study has also revealed that reducing the nanowire size leads to improvements in subthreshold swing ( $SS$ ), drain-induced barrier lowering ( $DIBL$ ), and threshold volt-

Manuscript received March 12, 2012; revised April 5, 2012; accepted April 6, 2012. Date of publication May 21, 2012; date of current version June 22, 2012. This work was supported in part by National Science Foundation and in part by Center for Materials, Structures, and Devices, Focus Center Research Program, Semiconductor Research Corporation. The review of this letter was arranged by Editor G. Meneghesso.

J. J. Gu, H. Wu, A. T. Neal, and P. D. Ye are with the Department of Electrical and Computer Engineering, Purdue University, West Lafayette, IN 47907 USA (e-mail: yep@purdue.edu).

Y. Q. Liu is with Global Foundries, Albany, NY 12207 USA.

R. G. Gordon is with the Department of Chemistry and Chemical Biology, Harvard University, Cambridge, MA 02138 USA.

Color versions of one or more of the figures in this letter are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/LED.2012.2194690




Fig. 1. (a) Key fabrication-process steps of InGaAs GAA nanowire MOSFETs by top-down approach. (b) Schematic diagram of an InGaAs GAA nanowire MOSFET and InGaAs nanowires with two different sizes under investigation (30 nm  $\times$  30 nm and 50 nm  $\times$  30 nm). Surface orientations (100) of the top surface and ideal side surface with vertical sidewall are illustrated. The nanowire patterning and current transport direction of [100] are depicted. A cross-sectional TEM image of an InGaAs GAA nanowire MOSFET with  $W_{NW}$  of 30 nm is also shown. The actual width and height of the nanowire are measured to be 26 and 27 nm with an  $\sim 25^\circ$  angle between the actual and ideal sidewalls. Note that nanowires with vertical sidewall and designed  $W_{NW}$  are assumed in the normalization and simulation in this letter.

age ( $V_T$ ) rolloff, due to the tighter gate control [4]. However, the impact of nanowire size on the transport properties of InGaAs GAA nanowire MOSFETs has not been studied and could lead to better understanding and design guidelines for next-generation InGaAs nanowire devices.

In this letter, we systematically investigate the impact of nanowire size on the ON-state performance of InGaAs GAA nanowire MOSFETs. To our surprise, higher  $I_{on}$  and intrinsic  $g_m$  have been obtained on devices with smaller nanowire size. The low field mobility ( $\mu_0$ ) is extracted using the Y-function method to further elucidate the transport performance of the nanowire devices [5], confirming the enhanced mobility for smaller nanowires. TCAD quantum mechanical simulation is employed to study the underlying physical mechanism [6]. It is shown that quantum confinement and volume-inversion effect play an important role in the improved transport properties for the InGaAs GAA nanowire MOSFETs.

## II. DEVICE FABRICATION

Fig. 1 shows the fabrication-process flow as well as the schematic diagram of the InGaAs GAA nanowire MOSFET. The fabrication started with a 30-nm In<sub>0.53</sub>Ga<sub>0.47</sub>As channel layer with a p-type doping of  $2 \times 10^{16}$  cm<sup>-3</sup> epitaxially grown on a heavily p-doped InP (100) substrate by molecular




Fig. 2. (a) Output characteristics and (b) transfer characteristics and intrinsic  $g_m$  versus  $V_{gs}$  of two typical InGaAs GAA nanowire MOSFETs with  $L_{ch} = 50$  nm and (red)  $W_{NW} = 30$  and (black) 50 nm.  $I_s$  is used due to relatively large junction leakage current.

beam epitaxy (MBE). After source/drain implantation (Si,  $1 \times 10^{14} \text{ cm}^{-2}$ , 20 keV), fin patterning was performed using  $\text{BCl}_3/\text{Ar}$  inductively coupled plasma (ICP) etching, followed by hydrogen chloride (HCl)-based nanowire-release process. The nanowires were aligned along [100] direction as required by the anisotropic HCl wet etching. After surface passivation with ammonia sulfide, 10-nm  $\text{Al}_2\text{O}_3$  and 20-nm WN were grown by atomic layer deposition (ALD) at temperatures of 300 °C and 385 °C, respectively. Due to the excellent conformal coating ability of ALD, the gate stack forms surrounding all facets of the nanowires. Gate etch using  $\text{CF}_4$ -based ICP etching was then carried out to define the gate pattern. Finally, ohmic contacts were formed by electron beam evaporation of Au/Ge/Ni and liftoff process. Details of the fabrication process can be found in [4].

The fabricated devices have nominal  $L_{ch}$  varying from 120 down to 50 nm. Two different nanowire widths ( $W_{NW}$ 's) (50 and 30 nm) were defined by lithography with a fixed nanowire height ( $H_{NW}$ ) of 30 nm defined by the MBE channel thickness. Since the nanowires were aligned along [100] direction, both the top and side surfaces are (100) surfaces assuming vertical sidewalls. Due to the nonoptimized fin-etching process, the actual sidewall leans  $10^\circ$ – $30^\circ$  toward (110) surface, confirmed by the SEM images [4].

### III. RESULTS AND DISCUSSION

Fig. 2(a) shows the output characteristics of two InGaAs GAA nanowire MOSFETs with  $L_{ch}$  of 50 nm. Devices with  $W_{NW}$ 's of 30 and 50 nm exhibit saturation currents of 668 and 482  $\mu\text{A}/\mu\text{m}$  at  $V_{gs} - V_T = 2$  V and  $V_{ds} = 1$  V, respectively. The current is normalized by the total perimeter of the nanowires. The device with smaller nanowire size has a 38% higher  $I_{on}$ . Similar enhancement in intrinsic  $g_m$  is also observed on the smaller nanowire device as shown in Fig. 2(b). The  $V_T$ 's of the devices with  $W_{NW}$ 's of 30 and 50 nm are  $-0.85$  and  $-0.94$  V, respectively, from linear extrapolation at  $V_{ds} = 50$  mV. The negative  $V_T$  is due to the low work function of WN ( $\sim 4.6$  eV). Both devices show good pinchoff characteristics with an  $SS$  of 150 mV/dec at a  $V_{ds}$  of 50 mV. The upper limit of the interface trap density ( $D_{it}$ ) at midgap is estimated to be  $5.6 \times 10^{12} \text{ cm}^{-2} \cdot \text{eV}^{-1}$ . The device with  $W_{NW} = 30$  nm shows lower  $DIBL$  ( $\sim 180$  mV/V) compared to the device with  $W_{NW} = 50$  nm ( $\sim 250$  mV/V), indicating improved control of




Fig. 3. Average value of (a)  $I_{on}$  measured at  $V_{gs} - V_T = 2$  V and  $V_{ds} = 1$  V and (b) low field mobility  $\mu_0$  of InGaAs GAA nanowire MOSFETs extracted using the Y-function method with  $L_{ch}$  varying from 50 to 120 nm and  $W_{NW}$ 's of (red circle) 30 and (black square) 50 nm, compared to (diamond) Si GAA nanowire nMOSFET data [8]. Over 20 devices were measured at each data point to obtain the average value.

short-channel effects by shrinking the nanowire size. Considering the  $EOT$  of  $\sim 4.5$  nm and scaled  $L_{ch}$  of 50 nm, the  $SS$  and  $DIBL$  have been significantly improved compared to previous FinFET work [2], indicating the suitability of GAA structure for logic applications.

Fig. 3(a) shows the average  $I_{on}$  measured at  $V_{gs} - V_T = 2$  V and  $V_{ds} = 1$  V as a function of  $L_{ch}$ . A gradual increase of  $I_{on}$  is observed when scaling down the channel length for both nanowire sizes. An average of 40% increase in  $I_{on}$  has been obtained on devices with  $W_{NW}$  of 30 nm over the entire  $L_{ch}$  range. Devices with different  $W_{NW}$ 's show similar  $R_{SD}$ , ranging from 950 to 1150  $\Omega \cdot \mu\text{m}$ . The intrinsic  $g_m$  of devices with smaller nanowire size is found to be 34% higher than those with larger nanowire size (not shown). To further characterize the transport in the nanowire devices, effective mobility was extracted using the Y-function method, which agrees reasonably well with the split- $CV$  method and allows for the suppression of the series-resistance effect [5]. Fig. 3(b) shows the average  $\mu_0$  versus  $L_{ch}$ , demonstrating over 20% mobility enhancement for devices with smaller  $W_{NW}$ . The apparent mobility reduction at shorter  $L_{ch}$  can be explained by Shur's model using a Matthiessen-like relation considering the ballistic mobility [7]. It is also shown in Fig. 3(b) that the extracted  $\mu_0$  of the InGaAs GAA nanowire MOSFETs is two to four times higher than those from state-of-the-art Si nanowire devices [8], owing to the better transport properties of the III-V channel.

The increase in  $I_{on}$ ,  $g_m$ , and  $\mu_0$  has confirmed that improved transport has been obtained in smaller InGaAs nanowires. Normally, for top-down nanowires, it is expected that reducing the nanowire size will degrade transport due to the relative increase in surface-roughness scattering given the larger surface-to-volume ratio of the ultrasmall nanowires. However, it has been reported on Si nanowire MOSFETs that the improved transport from high-mobility sidewall [9], oxidation-induced strain inside the nanowire [10], and the volume-inversion effect in nanowires with small cross-sectional area [11] would result in enhanced transport properties with  $W_{NW}$  shrinkage. The InGaAs (111)A surface has been demonstrated to offer higher mobility than other crystal orientations due to the trap redistribution [12]. However, the (111)A surface cannot be the sidewall facet of InGaAs nanowires in this study, since the nanowires are aligned




Fig. 4. (a) Cross-sectional distribution of electron density in the  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  nanowire with  $W_{\text{NW}}$ 's of 30 and 50 nm at  $V_{\text{gs}} - V_T = 1.2$  V. Dashed line shows the inversion-layer centroid. (b) Normalized electron distribution at the middle of the nanowire ( $y = 0.5H_{\text{NW}}$ ) for square-shape Si and  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  nanowires. Note that vertical sidewalls are assumed in the simulation. While the sidewalls in the experiments are not vertical, resulting in reduced gate control, the general scaling trend comparing nanowires with different sizes remains unchanged.

along [100] direction. Moreover, the thermal budget of the fabrication process after nanowire release in this letter is as low as  $385^\circ\text{C}$ , which is much lower than the thermal oxidation temperature (usually over  $1000^\circ\text{C}$ ) of the Si nanowire MOSFET [10]. Therefore, strain-induced mobility enhancement cannot play a significant role in the InGaAs nanowires under investigation. On the other hand, due to the much smaller effective mass and density of states of InGaAs, the inversion-layer thickness can be 3.5 times larger than that of Si. As a result, inversion carriers can be pushed further away from the interfaces due to a stronger quantum confinement leading to the volume-inversion effect in InGaAs nanowires at larger dimensions than Si.

To further clarify the underlying mechanism, TCAD simulation using Sentaurus Device [6] was carried out. The electron distribution inside the nanowire in the strong inversion regime is obtained using a coupled Poisson and quantum potential solver based on the density-gradient model [6], [13], considering only  $\Gamma$  valley for InGaAs. It is found that both InGaAs GAA nanowire MOSFETs with  $W_{\text{NW}}$ 's of 30 and 50 nm operate in the volume-inversion regime, where the inversion charge density inside the entire nanowire is higher than the background p-type doping. The  $W_{\text{NW}} = 30$  nm device shows stronger confinement, resulting in the inversion layer being pushed 1–2 nm further away from the surface and a higher inversion charge density at the center of the nanowire compared to the  $W_{\text{NW}} = 50$  nm case, as shown in Fig. 4(a). This would lead to suppressed surface-roughness scattering for the smaller nanowire. Furthermore, the volume inversion also results in the inversion-layer centroid of the smaller nanowire being closer to the surface and, therefore, an increase in electrostatic capacitance with decreasing  $W_{\text{NW}}$ . It is also found that the two inversion layers inside InGaAs nanowire would merge into one peak at a dimension of  $\sim 10$  nm, twice as large as that in the Si case ( $\sim 5$  nm) as shown in Fig. 4(b). The inversion layer distributes further inside the InGaAs nanowire with a higher density at the center compared to the Si case with the same nanowire size. Further experimental efforts reducing InGaAs nanowire size are required to illuminate on the ultimate scaling limit of InGaAs GAA nanowire MOSFETs, which may require

development of new nanowire-thinning techniques. The volume inversion at a larger dimension and a stronger quantum confinement in the InGaAs GAA nanowire MOSFETs may relax the fabrication complexity and interface quality requirements for InGaAs nanowire devices.

#### IV. CONCLUSION

In this letter, we have fabricated and characterized InGaAs GAA nanowire MOSFETs with different nanowire sizes. Enhanced transport properties have been confirmed on InGaAs nanowires with a smaller dimension, due to a stronger quantum confinement and volume-inversion effect. It is shown that distribution of inversion carriers moves further away from the surface and volume inversion occurs at a larger dimension on InGaAs nanowire than its Si counterpart, making InGaAs GAA MOSFETs favorable for future logic applications.

#### ACKNOWLEDGMENT

The authors would like to thank J. Shao, D. A. Antoniadis, and M. S. Lundstrom for the technical assistance and valuable discussions.

#### REFERENCES

- [1] J. A. del Alamo, "Nanometre-scale electronics with III–V compound semiconductors," *Nature*, vol. 479, no. 7373, pp. 317–323, Nov. 2011.
- [2] Y. Q. Wu, R. S. Wang, T. Shen, J. J. Gu, and P. D. Ye, "First experimental demonstration of 100 nm inversion-mode InGaAs FinFET through damage-free sidewall etching," in *IEDM Tech. Dig.*, 2009, pp. 331–334.
- [3] M. Radosavljevic, G. Dewey, J. M. Fastenau, J. Kavalieros, R. Kotlyar, B. Chu-Kung, W. K. Liu, D. Lubyshev, M. Metz, K. Millard, N. Mukherjee, L. Pan, R. Pillarisetty, W. Rachmady, U. Shah, and R. Chau, "Non-planar, multi-gate InGaAs quantum well field effect transistors with high- $k$  gate dielectric and ultra-scaled gate-to-drain/gate-to-source separation for low power logic applications," in *IEDM Tech. Dig.*, 2010, pp. 6.1.1–6.1.4.
- [4] J. J. Gu, Y. Q. Liu, Y. Q. Wu, R. Colby, R. G. Gordon, and P. D. Ye, "First experimental demonstration of gate-all-around III–V MOSFETs," in *IEDM Tech. Dig.*, 2011, pp. 769–772.
- [5] A. Cros, K. Romanjek, D. Fleury, S. Harrison, R. Cerutti, P. Coronel, B. Dumont, A. Pouydebasque, R. Wacquez, B. Duriez, R. Gwoziecki, F. Boeuf, H. Brut, G. Ghibaudo, and T. Skotnicki, "Unexpected mobility degradation for very short devices: A new challenge for CMOS scaling," in *IEDM Tech. Dig.*, 2006, pp. 663–666.
- [6] Synopsys, Mountain View, CA, Synopsys Sentaurus Device Manuals.
- [7] M. Shur, "Low ballistic mobility in submicron HEMTs," *IEEE Electron Device Lett.*, vol. 23, no. 9, pp. 511–513, Sep. 2002.
- [8] R. Wang, H. Liu, R. Huang, J. Zhuge, L. Zhang, D.-W. Kim, X. Zhang, D. Park, and Y. Wang, "Experimental investigations on carrier transport in Si nanowire transistors: Ballistic efficiency and apparent mobility," *IEEE Trans. Electron Devices*, vol. 55, no. 11, pp. 2960–2967, Nov. 2008.
- [9] J. Chen, T. Saraya, and T. Hiramoto, "Experimental investigations of electron mobility in silicon nanowire nMOSFETs on (110) silicon-on-insulator," *IEEE Electron Device Lett.*, vol. 30, no. 11, pp. 1203–1205, Nov. 2009.
- [10] K. Moselund, M. Najmzadeh, P. Dobrosz, S. Olsen, D. Bouvet, L. De Michielis, V. Pott, and A. Ionescu, "The high-mobility bended n-channel silicon nanowire transistor," *IEEE Trans. Electron Devices*, vol. 57, no. 4, pp. 866–876, Apr. 2010.
- [11] S. D. Suk, M. Li, Y. Y. Yeoh, K. H. Yeo, K. H. Cho, I. K. Ku, H. Cho, W. Jang, D.-W. Kim, D. Park, and W.-S. Lee, "Investigation of nanowire size dependency on TSNWFET," in *IEDM Tech. Dig.*, 2007, pp. 891–894.
- [12] H. Ishii, N. Miyata, Y. Urabe, T. Itatani, T. Yasuda, H. Yamada, N. Fukuhara, M. Hata, M. Deura, M. Sugiyama, M. Takenaka, and S. Takagi, "High electron mobility metal–insulator–semiconductor field-effect transistors fabricated on (111)-oriented InGaAs channels," *Appl. Phys. Exp.*, vol. 2, no. 12, p. 121 101, Nov. 2009.
- [13] M. G. Ancona and H. F. Tiersten, "Macroscopic physics of the silicon inversion layer," *Phys. Rev. B*, vol. 35, no. 15, pp. 7959–7965, May 1987.