To meet the goal of continuous scaling by International Technology Roadmap for Semiconductor, the traditional Si complementary-metal-oxide-semiconductor (CMOS) industry is now facing a series of grand challenges. In search of alternative channel materials, III-V compound semiconductors are now receiving much attention for MOS devices due to their high electron mobility. It is of great interest and economic importance to develop epitaxial growth technique to integrate III-V high-mobility channel materials on Si substrates for future CMOS applications. Several big challenges of III-V growth on Si substrates are as follows: the high threading dislocation density (TDD) stemming from large lattice mismatch between III-V and Si, the high thermal stress arising from large thermal expansion coefficient mismatch, the formation of antiphase domains, etc. Several methods have been studied to address the lattice mismatch problem since the mid 1980s. However, a process with consistently low TDD has not been demonstrated, except via step-graded Ge/Si$_x$-Ga$_{1-x}$/Si buffer layers, which are likely too thick (~10 μm) for practical integration onto silicon for CMOS. Exploration of heterogeneously grown GaAs on Si for MOS applications has been very limited. True MOS field-effect transistors (MOSFETs) have not been demonstrated yet using any III-V on silicon technique. Recently, aspect ratio trapping (ART) approach shows quite promising results. By trapping lattice-mismatch induced threading dislocations between vertical dielectric sidewalls, defect-free Ge and GaAs regions can be grown in SiO$_2$ trenches directly on Si substrates. In this letter, a GaAs MOSFET on Si substrate with the epi-GaAs layers grown by the ART technique, which has previously been demonstrated for heteroepitaxial growth of Ge, GaAs, and InP on Si with low TDD, is demonstrated and provides a platform to integrate alternative channel materials on Si for ultimate CMOS applications. The detailed material structure is schematically shown in Fig. 1(a), and Fig. 1(b) shows the cross section of the scanning electron microscopy (SEM) image of the corresponding structure. A 500 nm thick thermal oxide layer was grown on a p-type Si (100) substrate. Multiple SiO$_2$ trenches were defined by conventional photolithography and reactive ion etching with three different trench widths: 180, 250, and 350 nm. The chemistry used in the AMAT SUPER dry etcher is a mixture of C$_2$F$_6$, CO, and Ar gas. The cleaning step after the etch process is critical as a carbon-containing layer is formed in the bottom of the trench and this layer must be...
removed to allow high-quality Ge to be grown. The bottom of the trenches were cleaned by growing 25 nm of SiO$_2$ using a 1000 °C dry oxidation process and stripping that with a 4 min etch in 100:1 diluted HF solution. P-type Ge was then epitaxially grown within all trenches by conventional MOCVD process. These narrow trenches, which can be arbitrary long, are used to trap the threading dislocations and were crucial in the heteroepitaxial growth in order to significantly reduce the TDD. Previous study has shown that for Ge (or III-V) layers grown in the 200–400 nm wide oxide trenches, threading dislocations originating at the Ge/Si interface terminate at the oxide sidewall within the first several 100 nm of epitaxial growth. There was no evidence of defect generation along the SiO$_2$ sidewall or extended defects out of the trench shown by the cross-sectional TEM images.$^{10–13}$ As a result, the very top layer of the Ge film beyond the defect-trapping region is substantially defect-free. After completely filling the trenches, Ge epilayer was further grown above the trapping region is substantially defect-free. After completely filling the trenches, Ge epilayer was further grown above the trapping region is substantially defect-free. After completely filling the trenches, Ge epilayer was further grown above the trapping region is substantially defect-free. After completely filling the trenches, Ge epilayer was further grown above the trapping region.

**Depletion-mode MOSFETs** were fabricated on this GaAs/Si structure. After a precleaning step of GaAs surface by HCl solution, (NH$_4$)$_2$S was used as a surface pretreatment process for 10 min, followed by the growth of a 10 nm atomic-layer-deposited (ALD) Al$_2$O$_3$ layer as gate dielectric using an ASM F-120 reactor at 300 °C. A step of postdeposition annealing at 500 °C for 30 s in nitrogen ambient was used to improve the interface quality. Mesa etching of the top GaAs layer by H$_2$SO$_4$:H$_2$O$_2$:H$_2$O solution to a depth of about 100 nm was used as a device isolation. Source and drain regions were defined by photolithography after the mesa etching. AuGe/Ni was used as the contact material by e-beam evaporation and lift-off process, followed by a rapid thermal annealing at 400 °C for 30 s in nitrogen ambient. The gate was similarly defined by photolithography and lift-off with Ni/Au as the gate metal. The reported device was fabricated on 250 nm trenches with 250 nm spacing between neighboring trenches. Electrical characterization was carried out using a Keithley 4200 m.

**Figure 2** is the dc output characteristics of a GaAs MOSFET with a channel length of 10 μm and a channel width of 60 μm. The gate bias is from +3 to −4 V with a step of −0.5 V. The drain bias is swept from 0 to 2 V. Due to the non-self-aligned process as well as the nonoptimized Ohmic contact, the knee voltage is larger than 1 V. The output performance could be further improved by reducing the access resistance and contact resistance. The I-V characteristic has very small hysteresis during the sweeping back of drain voltage. This indicates that the mobile charge density in the dielectric and the slow interface trap density are low and the channel material is of high quality. The decent current enhancement of 40 mA/mm in the accumulation region ($V_g > −0.5$ V) suggests good quality of the interface at the upper half bandgap of GaAs.

**Figure 3** is the transfer characteristics of the same GaAs MOSFET. The gate voltage is swept from −5 to 3 V with a fixed drain bias at 2 V. The maximum saturation drain current is >88 mA/mm at a gate bias of 3 V and the maximum transconductance is ~19 mS/mm at a gate bias of ~0.6 V. This current and transconductance could potentially reach 880 mA/mm and 190 mS/mm if the devices would be linearly scaled to 1 μm gate length. The flatband condition in the depletion-mode transistor is around the gate bias where the transconductance in saturation region reaches maximum. In this case, it is around ~0.6 V. When the gate bias decreases below this flatband voltage, the continuous depletion of the conducting channel increases the depletion depth. As a result, the gate capacitance is reduced and the transconductance also decreases. On the other hand, with the increase in gate bias above this flatband voltage, the surface potential of the semiconductor moves from depletion to accumulation, with an almost fixed accumulation layer depth. The additional accumulation carrier density at the interface gains more drain current. However, the interface trap density becomes larger when the Fermi level approaches accumulation region or conductance band edge. This degrades the observed transconductance, as well as the mobility. This explains well that the transfer characteristics can determine roughly the position of the flatband voltage. In order to quantitatively characterize the ALD Al$_2$O$_3$/GaAs interface, the accumulation mobility is used and measured by the similar concept of inversion mobility. This surface mobility is directly affected by the interface...
quality and is suffered from three main scattering mechanisms. Phonon scattering and Coulomb scattering due to the ionized charge centers dominate in the low transverse electric field region, while surface roughness scattering and phonon scattering prevail in the high field region. The high field region here refers to the strong accumulation region. Using the CV results at 100 kHz, the total accumulation carrier charge \( Q_{\text{acc}} \) can be calculated. Transfer characteristics in the linear region (\( V_{\text{gs}}=0.1 \) V) is used to calculate the accumulation channel sheet resistance \( R_{\text{ch}} \) as

\[
R_{\text{ch}} = \frac{V_{\text{ds}} W_{\text{g}}}{I_{\text{acc}} L_{\text{g}}} = \frac{1}{\mu_{\text{eff}} Q_{\text{acc}}}.
\]

where \( V_{\text{ds}} \) is the drain bias, \( I_{\text{acc}} \) is the accumulation current by subtracting the bulk channel current from the total current, \( W_{\text{g}} \) is the channel width, \( L_{\text{g}} \) is the gate length, and \( \mu_{\text{eff}} \) is the effective accumulation mobility. Since the conductance component from the bulk channel region remains at its maximum and is constant in the entire accumulation region, the extra current conduction comes from the accumulation charge layer, which is represented by accumulation current \( I_{\text{acc}} \). For this depletion-mode MOSFET, the transverse electric field has contribution only from the accumulation layer. This is different from the case of inversion-mode devices, which contains a charge component from the depletion region. The effective electric field \( E_{\text{eff}} \) is simply

\[
E_{\text{eff}} = \frac{e_{\text{ox}} (V_{\text{gs}} - V_{\text{Gi}})}{2e_{\text{GaAs}} T_{\text{ox}}},
\]

where \( T_{\text{ox}} \) is the oxide physical thickness and \( V_{\text{Gi}} \) is the voltage at the point of inflection of the \( I_{\text{ds}} \) versus \( V_{\text{gs}} \) curve (near the flatband voltage). As can be seen from Fig. 4, the peak accumulation mobility is around 500 cm\(^2\)/Vs at an effective electric field of 0.4 MV/cm, which is higher than the Si universal mobility curve for the SiO\(_2\)/Si interface. Note that this mobility value is underestimated since the parasitic resistance is not taken into account yet. The mobility value of this device (GaAs on Si) is comparable with the values of 480 and 400 cm\(^2\)/Vs at 0.4 MV/cm previously reported on depletion-mode In\(_{0.2}\)Ga\(_{0.8}\)As and GaAs MOSFETs on GaAs semi-insulating substrates, respectively.\(^{14,15}\) This encouraging result indicates that ALD Al\(_2\)O\(_3\)/GaAs interface and the ART grown GaAs channel on silicon substrate is of high quality.

In conclusion, depletion-mode ALD Al\(_2\)O\(_3\)/GaAs MOSFETs are demonstrated on high-quality MOCVD epitaxial GaAs grown on the post-CMP Ge coalesced layer on Si using the ART heteroepitaxial technique. The relatively high current and effective accumulation electron mobility shows the comparable performance between GaAs MOSFETs on Si substrate and their counterparts on GaAs substrates. The high quality of ART grown GaAs on Si and ALD Al\(_2\)O\(_3\)/GaAs interface demonstrate the great promise to integrate \( n \)-channel III-V MOSFETs on large-area Si wafers. \( P \)-channel III-V MOSFETs are expected to have low performance due to their low hole mobility in III-V semiconductors in general. However, Ge \( p \)-channel MOSFETs show the great promise due to its high hole mobility in Ge, compared to Si. The ART technique opens up a way to integrate high-quality Ge and III-V semiconductors on Si and develop an ultimate CMOS technology combined with III-V \( n \)-channel MOSFETs and Ge \( p \)-channel MOSFETs on the Si platform.

The authors would like to thank T. Shen, Kun Xu, and K. K. Ng for useful discussions. The work was supported in part by NSF (Grant No. ECS-0621949) and DoD ARO DURIP program.

FIG. 4. Effective accumulation electron mobility (\( \mu_{\text{eff}} \)) vs transverse effective electric field (\( E_{\text{eff}} \)) of GaAs MOSFET on Si substrate.