

Indium–Tin-Oxide Transistors with One Nanometer Thick Channel and Ferroelectric Gating

Mengwei Si, Joseph Andler, Xiao Lyu, Chang Niu, Suman Datta, Rakesh Agrawal, and Peide D. Ye*



Cite This: <https://dx.doi.org/10.1021/acsnano.0c03978>



Read Online

ACCESS |



Metrics & More




Article Recommendations



Supporting Information

ABSTRACT: In this work, we demonstrate high-performance indium–tin-oxide (ITO) transistors with a channel thickness down to 1 nm and ferroelectric $\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2$ as gate dielectric. An on-current of 0.243 A/mm is achieved on submicron gate-length ITO transistors with a channel thickness of 1 nm, while it increases to as high as 1.06 A/mm when the channel thickness increases to 2 nm. A raised source/drain structure with a thickness of 10 nm is employed, contributing to a low contact resistance of 0.15 $\Omega\cdot\text{mm}$ and a low contact resistivity of $1.1 \times 10^{-7} \Omega\cdot\text{cm}^2$. The ITO transistor with a recessed channel and ferroelectric gating demonstrates several advantages over 2D semiconductor transistors and other thin-film transistors, including large-area wafer-size nanometer thin-film formation, low contact resistance and contact resistivity, an atomic thin channel being immune to short channel effects, large gate modulation of high carrier density by ferroelectric gating, high-quality gate dielectric and passivation formation, and a large bandgap for the low-power back-end-of-line complementary metal-oxide-semiconductor application.

KEYWORDS: indium–tin oxide, wide bandgap, oxide semiconductor, hafnium zirconium oxide, ferroelectric, ultrathin body



The complementary metal-oxide-semiconductor (CMOS) scaling is the driving force of the progress in microelectronics technology. Transistors with an ultrathin semiconductor channel are well known to enhance the electrostatic gate control and the immunity to short channel effects and to further shrink the size of transistors in the integrated circuit. Therefore, two-dimensional (2D) van der Waals materials, as atomically thin semiconductors, have attracted wide attention as channel materials for next-generation microelectronic devices over the past decade.^{1–11} However, there are three major limitations for 2D materials that limit the application of 2D materials as transistor channels in CMOS integrated circuits. The first limit is the high contact resistance in 2D transistors in general due to the existing Schottky barriers at metal/2D semiconductor interfaces and the lack of proper doping techniques in 2D materials.^{3,4,7} The 2D semiconductor underneath source/drain contact metals is also atomically thin, which limits the current flow to the channel, resulting in a high access resistance. The second challenge is to grow large-area or wafer-scale single-crystal 2D semiconductors compatible with CMOS integration.¹² The third drawback is that it is fundamentally difficult to form high-quality gate dielectrics with low interface trap density on top of 2D materials, because there is no dangling bond on 2D surfaces and the conventional atomic layer deposition cannot be chemically initiated.¹¹

Thin-film transistors (TFTs) with an oxide semiconductor channel, such as indium–gallium–zinc-oxide (IGZO), are widely studied for display applications. But there are very few studies that apply thin-film transistor technology for back-end-of-line (BEOL) CMOS digital applications. Indium–tin-oxide (ITO) is an n-type degenerate semiconductor with an optical bandgap of 3.5–4.3 eV and is frequently used as a transparent “metal” layer due to its very high electron doping introduced by Sn. The typical electron density of ITO as a transparent conductor is about 10^{20} – $10^{21}/\text{cm}^3$, which is usually too high as a transistor channel. ITO transistors were reported by forming a more semiconducting-type channel with an electron density of $\sim 10^{19}/\text{cm}^3$ and good current on/off ratio as a switch.^{13–17} Ferroelectric gating was also reported to enhance the gate controllability.¹³ Li *et al.* recently reported a high-performance ITO transistor with channel thickness down to 4 nm. An on-current (I_{ON}) exceeding 1 A/mm was achieved on a device with

Received: May 12, 2020

Accepted: August 24, 2020

Published: August 24, 2020




Figure 1. (a) Schematic diagram of an ITO transistor with a 1 nm thick recess channel. The gate stack includes p+ Si as gate electrode and 20 nm ferroelectric HZO/3 nm Al₂O₃ as gate insulator. Ni (80 nm) is used for source/drain electrodes. The thickness of ITO underneath the source/drain electrodes is 10 nm, while the thickness of the ITO channel is 1 or 2 nm, controlled by wet etching. (b) Photo images of the experimental ITO transistor, Hall bar, and TLM structures. SiO₂ (50 nm) is used under the source/drain pads to reduce the leakage current between gate and source/drain pads. (c) R_{xy} versus B field in the Hall measurement of 10 nm ITO with a floating gate. An electron density of $1.7 \times 10^{20} / \text{cm}^3$ and a Hall mobility of $16.7 \text{ cm}^2/\text{V}\cdot\text{s}$ are extracted. (d) TLM measurement of 10 nm ITO with Ni contacts. A low contact resistance of $0.15 \text{ } \Omega\cdot\text{mm}$ and a low contact resistivity of $1.1 \times 10^{-7} \text{ } \Omega\cdot\text{cm}^2$ are achieved.

a 10 nm thick ITO channel at a channel length of 200 nm, demonstrating that an ITO TFT can be a promising candidate for low-power high-performance device application.¹⁶ Further reduction of ITO channel thickness is highly demanded to further improve the immunity to short channel effects for transistor scaling. Beyond ITO, scaled devices on *W*-doped In₂O₃ (IWO) or IGZO are also being investigated now.^{18,19} More importantly, a TFT with oxide semiconductor as channel recently attracted revived interest since it can be applied in BEOL-compatible transistors for monolithic 3D integration.²⁰

In this work, we report ITO transistors with a 1 and 2 nm thick channel and ferroelectric (FE) hafnium zirconium oxide (HfZrO₂ or HZO) as gate insulator. Highly doped ITO with a 3D carrier density (n_{3D}) of $1.7 \times 10^{20} / \text{cm}^3$ is employed, which enables a channel thickness (T_{ch}) scaling down to 1 nm. The high polarization charge density in FE HZO^{21–25} enhances the gate controllability so that the high carrier density can be fully depleted. A raised source/drain structure is applied so that a low contact resistance (R_c) of $0.15 \text{ } \Omega\cdot\text{mm}$ and a low contact resistivity (ρ_c) of $1.1 \times 10^{-7} \text{ } \Omega\cdot\text{cm}^2$ are achieved. A high I_{ON} of 1.06 A/mm is achieved on the ITO transistor with $T_{\text{ch}} = 2 \text{ nm}$ and 0.243 A/mm with $T_{\text{ch}} = 1 \text{ nm}$ with submicron channel length. Therefore, high-performance ITO transistors with low contact resistance and ultrathin channel are obtained simultaneously, which overcomes fundamental challenges of 2D semiconductors. These results suggest ITO as a promising channel material for BEOL CMOS application.

RESULTS AND DISCUSSION

Figure 1(a) illustrates the schematic diagram of an ITO transistor with a recessed 1 nm thick channel and ferroelectric gating. The gate stack includes heavily boron-doped silicon (p+ Si, resistivity $< 0.005 \text{ } \Omega\cdot\text{cm}$) as gate electrode and 20 nm FE HZO/3 nm Al₂O₃ as gate insulator. Ni (80 nm) is used for source/drain electrodes. The thickness of ITO underneath the source/drain electrodes is 10 nm, while the thickness of the ITO channel is 1 or 2 nm. Figure 1(b) shows photo images of the fabricated ITO transistor, Hall bar, and transmission line model (TLM) structures, capturing the ITO channel, Ni electrodes, and SiO₂ for test pad isolation.

Figure 1(c) shows the R_{xy} versus B field in Hall measurement of 10 nm ITO with a floating gate at room temperature. From the Hall measurement, a bulk doping concentration n_{3D} of $1.7 \times 10^{20} / \text{cm}^3$ and a Hall mobility (μ_{Hall}) of $16.7 \text{ cm}^2/\text{V}\cdot\text{s}$ are determined. Without considering the surface states, we can estimate an n_{2D} of $1.7 \times 10^{13} / \text{cm}^2$ for a 1 nm channel at zero gate bias, which is about the right carrier density range to be modulated and controlled by an electrostatic gate, suggesting the recess channel can be used to enhance the on/off ratio. Figure 1(d) shows resistance (R) versus length (L) characteristics in the TLM measurement of 10 nm ITO with Ni contacts. An R_c of $0.15 \text{ } \Omega\cdot\text{mm}$, sheet resistance (R_{sh}) of $2114 \text{ } \Omega/\square$, and transfer length (L_T) of $0.07 \text{ } \mu\text{m}$ are extracted by linear fitting of R with respect to L . A contact resistivity (ρ_c) of $1.1 \times 10^{-7} \text{ } \Omega\cdot\text{cm}^2$ is achieved according to $L_T = \sqrt{\rho_c/R_{\text{sh}}}$. Due to the near-metallic




Figure 2. (a) TEM image of the Ni/Al₂O₃/HZO/Si stack, capturing amorphous Al₂O₃ and polycrystalline HZO. (b) XRD measurement of ferroelectric HZO, showing the HZO crystal contains an orthorhombic phase. (c) *P*–*V* measurement of the p+ Si/20 nm HZO/3 nm Al₂O₃/10 nm ITO stack, showing clear ferroelectric polarization switching. The maximum polarization is greater than 20 μC/cm², corresponding to a 2D electron density over 10¹⁴/cm², indicating 10 nm ITO has a carrier density over 10¹⁴/cm², which is consistent with Hall measurement in Figure 1(c).

ITO characteristic, the obtained R_c and ρ_c are much better than those typically obtained from 2D van der Waals materials.^{4,7,10}

Figure 2(a) shows a transmission electron microscopy (TEM) image of a Ni/Al₂O₃/HZO/Si stack, capturing the amorphous Al₂O₃ and polycrystalline HZO. Figure 2(b) shows the X-ray diffraction (XRD) spectrum of FE HZO, confirming the HZO crystal contains an orthorhombic phase, which leads to the ferroelectricity of HZO. Figure 2(c) shows the *P*–*V* measurement of a 20 nm HZO/3 nm Al₂O₃ capacitor with 10 nm ITO as top electrode and p+ Si as the bottom electrode, where the voltage is applied to the p+ Si electrode. The high polarization and ferroelectric hysteresis loop confirm the ferroelectricity of this structure. The corresponding *C*–*V* measurement at 1 kHz on the same device is shown in Figure S1 in the Supporting Information, showing a typical ferroelectric *C*–*V* hysteresis loop. Capacitance at the negative voltage is lower than that at positive voltage because of the depletion of ITO as a degenerated semiconductor. Note that a maximum polarization over 20 μC/cm² corresponds to a 2D electron density (n_{2D}) over 10¹⁴/cm². The *P*–*V* measurement gives two clear indications except for the confirmation of ferroelectricity. The first is n_{2D} in 10 nm ITO is higher than 10¹⁴/cm², which is consistent with the Hall measurement in Figure 1(c), suggesting a recessed channel is necessary for sufficient gate control. An ITO transistor with a T_{ch} of 10 nm cannot be switched off by both conventional gating and ferroelectric gating, as shown in Figure S3 in the Supporting Information. The second indication is that the HZO/Al₂O₃/ITO oxide/oxide interface has a relatively low interface trap density compared to the FE polarization density. So, it could achieve a gate control of n_{2D} over 10¹⁴/cm², similar to ion-liquid gating. This gate control by

ferroelectric polarization plays an important role in realizing the high-performance ITO transistor in this work.

Figure 3(a and b) show the I_D – V_{GS} and I_D – V_{DS} characteristics of an ITO transistor with a channel length (L_{ch}) of 0.6 μm and a T_{ch} of 2 nm, exhibiting an I_{ON} of 1.06 A/mm and on/off ratio over 6 orders of magnitude. I_D in the off-state is the result of gate leakage current, as shown in Figure S12, suggesting optimizing the gate stack can further improve the on/off ratio. The inset of Figure 3(a) is the AFM measurement of the 2 nm thick ITO channel. Figure 3(c and d) show the I_D – V_{GS} and I_D – V_{DS} characteristics of an ITO transistor with an L_{ch} of 0.8 μm and a T_{ch} of 1 nm, exhibiting an I_{ON} of 0.243 A/mm. The inset of Figure 3(c) is the AFM measurement of the 1 nm thick ITO channel. The I_{ON} values of ITO transistors with a channel thickness in the 1 to 2 nm range are significantly higher than most of the reported 2D transistors with reasonable on/off ratio.^{1–11} The hysteresis in the I_D – V_{GS} curve in Figure 3(a and c) is the result of ferroelectric polarization and the minor hysteresis loop. To further understand this phenomenon, an ITO transistor with an L_{ch} of 3 μm and a T_{ch} of 2 nm is measured by applying different voltage sweep ranges. As shown in Figure S6 in the Supporting Information, the I_D – V_{GS} characteristics have a smaller hysteresis at a reduced voltage sweep range (from 15 to 4 V). The I_D – V_{GS} characteristics of ITO transistors with a T_{ch} of 1 and 2 nm and an L_{ch} from 40 μm down to 1 μm are summarized in Figure S7 and Figure S8 in the Supporting Information, showing similar characteristics to short channel devices except for channel length dependent on-current. Figure 3(e) shows I_{ON} versus $1/L_{ch}$ scaling metrics of an ITO transistor with a T_{ch} of 1 and 2 nm at $V_{DS} = 4$ V, suggesting channel length scaling can bring further performance benefit. The I_{ON} versus $1/L_{ch}$ scaling metrics follow a linear trend until 1 μm. Considering




Figure 3. (a) I_D - V_{GS} and (b) I_D - V_{DS} characteristics of an ITO transistor with a channel length of $0.6 \mu\text{m}$ and channel thickness of 2 nm , exhibiting an on-current of 1.06 A/mm and on/off ratio over 6 orders. (c) I_D - V_{GS} and (d) I_D - V_{DS} characteristics of an ITO transistor with a channel length of $0.8 \mu\text{m}$ and channel thickness of 1 nm , exhibiting an on-current of 0.243 A/mm . (e) I_{ON} scaling metrics of ITO transistors with channel thicknesses of 1 and 2 nm at $V_{DS} = 4 \text{ V}$.

the geometry screen length of ITO transistors¹⁶ ($\lambda = 3.3 \text{ nm}$ for 2 nm ITO and $\lambda = 2.4 \text{ nm}$ for 1 nm ITO), the deviation from $1/L_{ch}$ scaling at the submicron channel is likely to be the result of

mobility degradation by a self-heating effect, instead of short channel effects. Source/drain series resistance (R_{SD}) is extracted to be 0.14 and $0.15 \Omega\text{-mm}$ for ITO transistors with a T_{ch} of 1 and

2 nm, by linear fitting of on-resistance *versus* channel length at different V_{GS} , as shown in Figure S9 in the Supporting Information, which is even smaller than the value obtained from TLM measurements in Figure 1(d).

Figure 4 shows the effective mobility (μ_{eff}) of 1 and 2 nm ITO extracted from drain conductance (g_d) in I_D – V_{DS} characteristics,




Figure 4. Effective mobility *versus* gate voltage, extracted from output conductance of ITO transistors. μ_{eff} values of 26.0 and 6.1 $\text{cm}^2/\text{V}\cdot\text{s}$ are achieved for 1 and 2 nm ITO.

where $\mu_{\text{eff}} = \frac{g_d L_{\text{ch}}}{W_{\text{ch}} Q_n}$ and Q_n is the channel mobile charge density and W_{ch} is the channel width. μ_{eff} values of 26.0 and 6.1 $\text{cm}^2/\text{V}\cdot\text{s}$ are achieved for 2 and 1 nm thick ITO, respectively. The mobility degradation with decreasing channel thickness is attributed to the increasing surface scattering, as also shown in the surface roughness study in Figure S2. Mobility could be improved by atomic layer deposition (ALD) surface passivation or reducing the surface roughness. The field-effect mobility (μ_{FE}) is extracted from transconductance (g_m) using $\mu_{\text{FE}} = \frac{g_m L_{\text{ch}}}{W_{\text{ch}} C_{\text{ox}} V_{\text{DS}}}$. μ_{FE} values of 27.0 and 6.5 $\text{cm}^2/\text{V}\cdot\text{s}$ are achieved for 2 and 1 nm thick ITO, which are consistent with effective mobilities. Carrier density can be estimated according to $I_D = n_{2D} q \mu E$, where n_{2D} is the 2D carrier density, q is the elementary charge, μ is the mobility, E is the source to drain electric field. According to this equation, the carrier density in 1 and 2 nm ITO channels can be calculated as shown in Figure S10. Carrier densities of 1 and 2 nm ITO are similar, with a maximum n_{2D} of about $0.8 \times 10^{14} / \text{cm}^2$. Such higher channel carrier density oxide/oxide interface far beyond the polar semiconductor interface and the enhanced modulation of carrier density with high on/off ratio is because of the strong ferroelectric polarization switching.

The recessed channel and ferroelectric gating device structure is critical to realize a high-performance and ultrathin body ITO transistor with several advantages compared to 2D semiconductors and low-doped ITO transistors: (i) Large-area wafer-size nanometer-thin ITO films can be formed by a conventional sputtering technique and the process temperature fulfills the BEOL requirement of lower than 350 °C. (ii) Thick and heavily doped ITO under source/drain electrodes contributes to the low contact resistivity and contact resistance. (iii) Heavily doped ITO enables channel thickness scaling down to 1 nm, comparable to atomic-scale single-layer or bilayer 2D van der Waals semiconductor channels. (iv) A 1 nm thick channel offers excellent immunity to short channel effects, which provides a clear route to further scale the device down to the sub-10 nm region with much higher device performance. (v) The high polarization density in the ferroelectric gate insulator provides sufficient gate modulation of the high carrier density in

the ITO channel. (vi) ALD passivation and dielectrics can be applied to the ITO channel easily because it is a 3D material with a dangling bond on the surface being different from a 2D van der Waals surface. (vii) ITO offers a semiconductor bandgap as high as 3.5–4.3 eV with the potential for power electronics application. These advantages and the demonstrated high-performance transistors suggest ITO is a promising oxide channel material for BEOL CMOS applications.

CONCLUSION

In conclusion, high-performance ITO transistors with a 1 and 2 nm thick channel and ferroelectric gating are demonstrated. A high I_{ON} of 1.06 and 0.243 A/mm is achieved on ITO transistors with $T_{\text{ch}} = 2$ and 1 nm, respectively. A raised source/drain structure is employed so that a low contact resistance of 0.15 $\Omega\cdot\text{mm}$ and low contact resistivity of $1.1 \times 10^{-7} \Omega\cdot\text{cm}^2$ are achieved. A low contact resistance and ultrathin channel are obtained simultaneously, which overcomes the fundamental limitations of 2D semiconductors. The advantages of the ITO transistor suggest ITO as a promising oxide channel material for BEOL CMOS applications.

METHODS

Device Fabrication. The device fabrication process started with an ALD of 20 nm HZO and 3 nm Al_2O_3 on a p+ Si substrate. The ALD HZO and Al_2O_3 were deposited at 200 °C, using $[(\text{CH}_3)_2\text{N}]_4\text{Hf}$ (TDMAHF), $[(\text{CH}_3)_2\text{N}]_4\text{Zr}$ (TDMAZr), $(\text{CH}_3)_3\text{Al}$ (TMA), and H_2O as the Hf, Zr, Al, and O precursors. The $\text{Hf}_{1-x}\text{Zr}_x\text{O}_2$ film with $x = 0.5$ was achieved by controlling the $\text{HfO}_2:\text{ZrO}_2$ cycle ratio to be 1:1. After the deposition of the HZO/ Al_2O_3 stack, the samples were annealed at 500 °C in a N_2 environment for 1 min by rapid thermal annealing. ITO (10 nm) was deposited by RF sputtering from a 15 cm diameter target with a composition of 90 wt % In_2O_3 and 10 wt % SnO_2 and with a target-to-substrate distance of approximately 20 cm. The sputtering power was 650 W in an argon ambient with a working pressure of 2×10^{-3} Torr after achieving a base pressure of at least 2×10^{-6} Torr. A 4 min presputter was completed for surface contaminant removal, and the process was completed without supplemental heating. Device isolation was then performed by wet etching of ITO using a hydrochloric acid solution (HCl, 20%). SiO_2 (50 nm) was then deposited by e-beam evaporation for the isolation of source/drain pads, which can effectively reduce the leakage current and parasitic capacitance introduced by nonideal test pads. Ni (80 nm) was then deposited as source/drain electrodes. Channel recessing was done by wet etching using a diluted HCl solution (3.4%), so that the etch rate of ITO can be accurately controlled at the nanometer scale, where the etch rate is about 1 nm/s, as shown in Figure S1 in the Supporting Information.

Device Characterization. The thickness of the ITO was measured using a Veeco Dimension 3100 atomic force microscope system. Electrical characterization was carried out with a Keysight B1500 system with a Cascade Summit probe station.

ASSOCIATED CONTENT

Supporting Information

The Supporting Information is available free of charge at <https://pubs.acs.org/doi/10.1021/acsnano.0c03978>.

Additional details for the wet etching process and surface roughness, C – V measurement of the gate stack, I – V characteristics of ITO transistors without channel recess and with a dielectric gate insulator, minor loops in the ITO transistor with ferroelectric gating, channel length- and thickness-dependent I – V characteristics, series resistance extraction, carrier density of the ITO channel, analysis on device variations (PDF)

AUTHOR INFORMATION

Corresponding Author

Peide D. Ye – School of Electrical and Computer Engineering and Birck Nanotechnology Center, Purdue University, West Lafayette, Indiana 47907, United States; orcid.org/0000-0001-8466-9745; Email: yep@purdue.edu

Authors

Mengwei Si – School of Electrical and Computer Engineering and Birck Nanotechnology Center, Purdue University, West Lafayette, Indiana 47907, United States; orcid.org/0000-0003-0397-7741

Joseph Andler – School of Materials Engineering, Purdue University, West Lafayette, Indiana 47907, United States

Xiao Lyu – School of Electrical and Computer Engineering and Birck Nanotechnology Center, Purdue University, West Lafayette, Indiana 47907, United States

Chang Niu – School of Electrical and Computer Engineering and Birck Nanotechnology Center, Purdue University, West Lafayette, Indiana 47907, United States

Suman Datta – Department of Electrical Engineering, University of Notre Dame, Notre Dame, Indiana 46556, United States

Rakesh Agrawal – Davidson School of Chemical Engineering, Purdue University, West Lafayette, Indiana 47907, United States; orcid.org/0000-0002-6746-9829

Complete contact information is available at:

<https://pubs.acs.org/10.1021/acsnano.0c03978>

Author Contributions

P.D.Y. conceived the idea and supervised experiments. J.A. and R.A. did the ITO film sputtering. X.L. did the ALD deposition of HZO and Al₂O₃. M.S. performed the device fabrication, electrical measurement, and data analysis. C.N. and M.S. conducted the Hall measurement. S.D. provided critical technical inputs on the experiments. M.S. and P.D.Y. cowrote the manuscript, and all authors commented on it.

Notes

The authors declare no competing financial interest.

ACKNOWLEDGMENTS

The authors would like to thank C.-J. Su and C.-T. Wu for support with TEM imaging and M. A. Capano for support with XRD measurement. The work was supported by SRC nCORE IMPACT Center.

REFERENCES

- (1) Radisavljevic, B.; Radenovic, A.; Brivio, J.; Giacometti, V.; Kis, A. Single-Layer MoS₂ Transistors. *Nat. Nanotechnol.* **2011**, *6*, 147–150.
- (2) Wang, H.; Yu, L.; Lee, Y. H.; Shi, Y.; Hsu, A.; Chin, M. L.; Li, L. J.; Dubey, M.; Kong, J.; Palacios, T. Integrated Circuits Based on Bilayer MoS₂ Transistors. *Nano Lett.* **2012**, *12*, 4674–4680.
- (3) Liu, H.; Neal, A. T.; Ye, P. D. Channel Length Scaling of MoS₂ MOSFETs. *ACS Nano* **2012**, *6*, 8563–8569.
- (4) Liu, W.; Kang, J.; Sarkar, D.; Khatami, Y.; Jena, D.; Banerjee, K. Role of Metal Contacts in Designing High-Performance Monolayer *n*-Type WSe₂ Field Effect Transistors. *Nano Lett.* **2013**, *13*, 1983–1990.
- (5) Liu, H.; Neal, A. T.; Zhu, Z.; Luo, Z.; Xu, X.; Tománek, D.; Ye, P. D. Phosphorene: An Unexplored 2D Semiconductor with a High Hole Mobility. *ACS Nano* **2014**, *8*, 4033–4041.
- (6) Li, L.; Yu, Y.; Ye, G. J.; Ge, Q.; Ou, X.; Wu, H.; Feng, D.; Chen, X. H.; Zhang, Y. Black Phosphorus Field-Effect Transistors. *Nat. Nanotechnol.* **2014**, *9*, 372–377.
- (7) Yang, L.; Majumdar, K.; Liu, H.; Du, Y.; Wu, H.; Hatzistergos, M.; Hung, P. Y.; Tieckelmann, R.; Tsai, W.; Hobbs, C.; Ye, P. D. Chloride

Molecular Doping Technique on 2D Materials: WS₂ and MoS₂. *Nano Lett.* **2014**, *14*, 6275–6280.

(8) Chen, K.; Kiriya, D.; Hettick, M.; Tosun, M.; Ha, T.-J.; Madhupathy, S. R.; Desai, S.; Sachid, A.; Javey, A. Air Stable N-Doping of WSe₂ by Silicon Nitride Thin Films with Tunable Fixed Charge Density. *APL Mater.* **2014**, *2*, 092504.

(9) Yu, L.; Zubair, A.; Santos, E. J. G.; Zhang, X.; Lin, Y.; Zhang, Y.; Palacios, T. High-Performance WSe₂ Complementary Metal Oxide Semiconductor Technology and Integrated Circuits. *Nano Lett.* **2015**, *15*, 4928–4934.

(10) Liu, Y.; Guo, J.; Wu, Y.; Zhu, E.; Weiss, N. O.; He, Q.; Wu, H.; Cheng, H. C.; Xu, Y.; Shakir, I.; Huang, Y.; Duan, X. Pushing the Performance Limit of Sub-100 nm Molybdenum Disulfide Transistors. *Nano Lett.* **2016**, *16*, 6337–6342.

(11) Si, M.; Su, C.-J.; Jiang, C.; Conrad, N. J.; Zhou, H.; Maize, K. D.; Qiu, G.; Wu, C.-T.; Shakouri, A.; Alam, M. A.; Ye, P. D. Steep-Slope Hysteresis-Free Negative Capacitance MoS₂ Transistors. *Nat. Nanotechnol.* **2018**, *13*, 24–28.

(12) Kang, K.; Xie, S.; Huang, L.; Han, Y.; Huang, P. Y.; Mak, K. F.; Kim, C. J.; Muller, D.; Park, J. High-Mobility Three-Atom-Thick Semiconducting Films with Wafer-Scale Homogeneity. *Nature* **2015**, *520*, 656–660.

(13) Miyasako, T.; Senoo, M.; Tokumitsu, E. Ferroelectric-Gate Thin-Film Transistors Using Indium-Tin-Oxide Channel with Large Charge Controllability. *Appl. Phys. Lett.* **2005**, *86*, 162902.

(14) Lu, A.; Sun, J.; Jiang, J.; Wan, Q. One-Shadow-Mask Self-Assembled Ultralow-Voltage Coplanar Homo Junction Thin-Film Transistors. *IEEE Electron Device Lett.* **2010**, *31*, 1137–1139.

(15) Xu, X.; Zhang, L.; Shao, Y.; Chen, Z.; Le, Y.; Zhang, S. Amorphous Indium Tin Oxide Thin-Film Transistors Fabricated by Sputtering Technique. *IEEE Trans. Electron Devices* **2016**, *63*, 1072–1077.

(16) Li, S.; Tian, M.; Gao, Q.; Wang, M.; Li, T.; Hu, Q.; Li, X.; Wu, Y. Nanometre-Thin Indium Tin Oxide for Advanced High-Performance Electronics. *Nat. Mater.* **2019**, *18*, 1091–1097.

(17) Li, S.; Tian, M.; Gu, C.; Wang, R.; Wang, M.; Xiong, X.; Li, X.; Huang, R.; Wu, Y. BEOL Compatible 15-nm Channel Length Ultrathin Indium-Tin-Oxide Transistors with I_{on} = 970 mA/mm and On/Off Ratio Near 10¹¹ at V_{ds} = 0.5 V. In *Proc. IEEE Int. Electron. Dev. Meet.* **2019**, 62–65.

(18) Chakraborty, W.; Grisafe, B.; Ye, H.; Lightcap, I.; Ni, K.; Datta, S. BEOL Compatible Dual-Gate Ultra Thin-Body W-Doped Indium-Oxide Transistor with I_{on} = 370 μA/μm, SS = 73 mV/dec and I_{on}/I_{off} ratio > 4 × 10⁹. In *Proc. Symp. VLSI Tech.*; IEEE, 2020; pp 1–2.

(19) Han, K.; Samanta, S.; Sun, C.; Thean, A. V.-Y.; Gong, X. Top-Gate Short Channel α-IGZO TFT with the Most Aggressively Scaled Sub-1.2 nm EOT: Achieving SS of 80 mV/decade, DIBL of 17.6 mV/V, and the Highest G_m/SS. In *Proc. Symp. VLSI Tech.*; IEEE, 2020; pp 1–2.

(20) Datta, S.; Dutta, S.; Grisafe, B.; Smith, J.; Srinivasa, S.; Ye, H. Back-End-Of-Line Compatible Transistors for Monolithic 3-D Integration. *IEEE Micro* **2019**, *39*, 8–15.

(21) Böschke, T. S.; Müller, J.; Bräuhäus, D.; Schröder, U.; Böttger, U. Ferroelectricity in Hafnium Oxide Thin Films. *Appl. Phys. Lett.* **2011**, *99*, 102903.

(22) Müller, J.; Böschke, T. S.; Schröder, U.; Mueller, S.; Böttger, U.; Frey, L.; Mikolajick, T. Ferroelectricity in Simple Binary ZrO₂ and HfO₂. *Nano Lett.* **2012**, *12*, 4318–4323.

(23) Si, M.; Lyu, X.; Ye, P. D. Ferroelectric Polarization Switching of Hafnium Zirconium Oxide in a Ferroelectric/Dielectric Stack. *ACS Appl. Electron. Mater.* **2019**, *1*, 745–751.

(24) Si, M.; Lyu, X.; Shrestha, P. R.; Sun, X.; Wang, H.; Cheung, K. P.; Ye, P. D. Ultrafast Measurements of Polarization Switching Dynamics on Ferroelectric and Anti-Ferroelectric Hafnium Zirconium Oxide. *Appl. Phys. Lett.* **2019**, *115*, 072107.

(25) Lyu, X.; Si, M.; Sun, X.; Capano, M. A.; Wang, H.; Ye, P. D. Ferroelectric and Anti-Ferroelectric Hafnium Zirconium Oxide: Scaling Limit, Switching Speed and Record High Polarization Density. In *Proc. Symp. VLSI Tech.*; IEEE, 2019; pp T44–T45.