## Shoal: A Network Architecture for Disaggregated Racks

#### Vishal Shrivastav (Cornell University)

Asaf Valadarsky (Hebrew University of Jerusalem)


Hitesh Ballani, Paolo Costa (Microsoft Research)

Ki Suh Lee (Waltz Networks)


Han Wang (Barefoot Networks)

Rachit Agarwal, Hakim Weatherspoon (Cornell University)

#### Traditional racks in datacenters




#### Disaggregated racks in datacenters




#### Disaggregated racks in datacenters


#### Prior works [OSDI'16] [HPCA'12] [Keeton'15]


- High compute density
- Fine-grained resource pooling and provisioning
- Seamless scaling and independent evolution of resources





#### Disaggregated racks in datacenters














## Potential disaggregated rack network designs

		Low Power consumption	High Performance (low latency / high throughput)
Packet-switched Networks	ToR chasis switch  Network of switches		
Direct-connect Networks			

# Shoal is a network stack and fabric for disaggregated racks that is both low power and high performance (low latency, high throughput)

## Shoal is a network stack and fabric for disaggregated racks that is both low power and high performance (low latency, high throughput)

#### **Key feature:**


Shoal network fabric comprises purely *fast circuit switches* that can reconfigure within nanoseconds

# Shoal is a network stack and fabric for disaggregated racks that is both low power and high performance (low latency, high throughput)

#### **Key feature:**

Shoal network fabric comprises purely *fast circuit switches* that can reconfigure within nanoseconds


#### Goal 1: Low power consumption



**Packet switch** 

#### **Circuit switches**

- ☐ No buffering
- ☐ No packet processing
- ☐ No serialization/de-serialization



Consumes significantly less power than packet switches

#### Goal 2: High network performance

#### **Key Challenge:**


Need to explicitly set up circuits (reconfigure) before sending packets


- ☐ Traditional circuit-switched networks
  - ☐ Uses switches with high reconfiguration delay, up to milliseconds
  - ☐ Uses a central controller to decide the circuits (reconfiguration algorithm)
  - ☐ Not suitable for low latency traffic
- Shoal
  - ☐ Leverages circuit switches with nanosecond reconfiguration delay

#### **Key Design Idea:**


De-centralized, traffic agnostic reconfiguration algorithm


Inspired from LB monolithic packet switches [Comp Comm'02]

















Static pre-defined schedule


Α







Static pre-defined schedule







Static pre-defined schedule






Static pre-defined schedule







Static pre-defined schedule (a cyclic permutation)





Static pre-defined schedule (a cyclic permutation)





Uniformly load-balanced traffic





















































































































A non-blocking topology of circuit switches







A non-blocking topology of circuit switches








A non-blocking topology of circuit switches






































































# Shoal proposes a novel congestion control algorithm for a fast circuit-switched network


	Time slot						
	1	2	3	4	5	6	7
١	В	С	D	Е	F	G	H
	С	D	Е	F	G	Н	Α
	D	E	F	G	Н	Α	В
)	Е	F	G	Ι	Α	В	С
	F	G	Н	Α	В	С	D
	G	Н	Α	В	С	D	Ε


D


В



























































Each per-destination queue  $Q_i$  corresponding to destination i is bounded!  $len(Q_i) \leq 1 + incast\_degree(i)$  packets

### Key properties of Shoal


- ☐ No central controller for reconfiguration
  - ☐ Fully de-centralized, traffic agnostic reconfiguration logic
  - ☐ Allows circuit switches to reconfigure at nanosecond timescales
- ☐ Each per-destination queue in the network is bounded
- ☐ Each packet traverses the network at most twice
  - ☐ Worst-case 50% throughput compared to an ideal packet-switched network
  - ☐ Can be compensated by allocating 2X bandwidth per node
  - $\square$  Cost (Shoal)  $\leq$  Cost (packet-switched network with ½ bandwidth of Shoal)

#### Implementation



☐ Implemented custom NIC and circuit switch on FPGA

Circuit switch implementation can reconfigure in < 6.4ns





Verified the queuing and throughput properties of Shoal on a 8-node testbed

#### Evaluation

■ Power consumption

For a 512-node rack

- ☐ Packet-switched network comprises 24 64x50 Gbps packet switches
- ☐ Shoal comprises 48 64x50 Gbps circuit switches

Packet-switched Network	8.72 KW	(58% of rack budget)
Shoal	2.55 KW	(17% of rack budget)

Shoal consumes 3.5x less power than packet-switched network!

#### Evaluation

■ Power consumption

For a 512-node rack

- ☐ Packet-switched network comprises 24 64x50 Gbps packet switches
- ☐ Shoal comprises 48 64x50 Gbps circuit switches


Packet-switched Network	8.72 KW	(58% of rack budget)
Shoal	2.55 KW	(17% of rack budget)

Shoal consumes 3.5x less power than packet-switched network!

#### Evaluation

#### ■ Network performance

- Packet-level simulator in C
- 512-node rack
- 5 disaggregated workload traces [OSDI'16]
- Shoal has 2X bandwidth (with comparable cost)
- Shoal performs comparable or better than several recent designs for packet-switched networks!



Short flows (0,100KB]

Long flows  $[1MB,\infty)$ 

### Conclusion

	Low Power consumption	High Performance (low latency / high throughput)
ToR chasis switch  Packet-switched  Networks  Network of switches		
Direct-connect Networks		
Shoal (circuit-switched)		

# Thank you!

Shoal FPGA prototype and simulator code is available at:

https://github.com/vishal1303/Shoal