EE895KR

Advanced VLSI Design

Kaushik Roy

Purdue University Dept. of ECE

kaushik@purdue.edu





Course Overview

- Targeted for graduate students who have already taken basic VLSI design classes
- Real world challenges and solutions in designing high-performance and low-power circuits
- Relations to VLSI Design
 - Recent developments in digital IC design
 - Project oriented
 - Student participation: class presentation





Prerequisite

- MOS VLSI Design or equivalent
 - MOS transistor
 - Static, dynamic logic
 - Adder
- Familiarity with VLSI CAD tools
 - Magic or Cadence: LVS, DRC
 - HSPICE
- Basic knowledge on solid-state physics





Class Materials

- Lecture notes: primary reference
- K. Roy, S. Prasad, Low Power CMOS VLSI Circuit Design, John Wiley
- A. Chandrakasan, W. Bowhill, F. Fox, *Design of High-Performance Microprocessor Circuits*, IEEE Press, 2001.
- Y. Taur, T. Ning, *Fundamentals of Modern VLSI Devices*, Cambridge University Press, 2002.
- J. Rabaey, A. Chandrakasan, B. Nikolic, *Digital Integrated Circuits: A Design Perspective*, Prentice Hall, 2nd edition, 2003. (prerequisite)





Class Organization

- One exam (40% of overall grade)
- Term-long project (60%)
 - Proposal (5%)
 - Midterm presentation (15%) background material and proposed work
 - Final presentation (20%)
 - Final report (20%)





CAD Tools

- Cadence
 - Schematic editor, layout editor, DRC, LVS
- HSPICE, awaves
- Technology files
 - TSMC 0.18µm, BPTM 70nm, ...
- Synopsys design compiler, library compiler
- Taurus-device, Taurus-medici
- Everyone should have some experience with these tools





Term Project

- Single person project
- Proposal (~week 3)
 - 2 pages
 - Topic, problem statement, research plan, references
- Midterm presentation (~week 7)
 - 15 mins
 - Literature survey
 - Off campus students can give presentations over the phone
- Final presentation (early December)
 - 20 mins
 - Background, final results, contributions
- Final report (Dec. 10)
 - Publishable quality





Project Topic

- Students pick the research topic they want to work on
- After the literature survey, choose a paper that you would like to evaluate yourself
- Has to be on digital VLSI circuit DESIGN
 - Op-amp design alone is not acceptable
 - Op-amp design for digital applications is acceptable
- Show the paper's claim using your own simulations
- Your contribution must be clearly shown at the end
 - Improve previous design
 - New circuit, modeling technique
 - Show limitation of previous techniques
- Talk to the instructor in case you need help





How to Find a Project Topic?

- Conferences
 - International Solid-State Circuits Conference (ISSCC, top conference!): slides posted on IEEExplore
 - Symposium on VLSI Circuits (VLSIC), DAC, ICCAD
 - Custom Integrated Circuits Conference (CICC)
- Journal
 - IEEE TVLSI, IEEE TCAD, IEEE TED
 - IEEE Journal of Solid-State Circuits (JSSC)
 - Intel Technology Journal
 - IBM Journal on R & D





How to Find a Project Topic?

- Funding agencies
 - Research needs document (www.src.org)
- Presentation
 - University of Michigan VLSI seminar series (www.eecs.umich.edu/vlsi_seminar/)
 - Design automation conference (www.dac.com)
- Pick a recent issue in VLSI design (< 5 years)
- I suggest you start doing the literature survey ASAP (deadline coming up in 3 weeks)





10

Acknowledgements

- Prof. Chris Kim
- Intel circuit research labs (S. Borkar and many others)
- IBM
- Copy right 2002 J. Rabaey et al.





11

Academic Misconduct

- Students caught engaging in an academically dishonest practice will receive a failing grade for the course.
- University policy on academic dishonesty will be followed strictly.





Course Topics

- Scaling issues
- High performance design
 - High performance logic family, clocking strategies, interconnects
- Low power design
 - Low voltage designs, leakage control techniques, circuit/device/technology issues, low power SRAM
- Variation tolerant design
 - Process compensating techniques
- Power delivery, interconnect, reliability
- Bulk and SOI





A physical system as a computing medium

- We need to create a bit first. Information processing always requires physical carrier, which are material particles.
- *<u>First</u>* requirement to physical realization of a bit implies creating *distinguishable* states within a system of such material particles.
- <u>The second</u> requirement is *conditional* change of state.
- The properties of *distinguishability* and *conditional change of state* are <u>two fundamental properties</u> of a material subsystem to represent information. These properties can be obtained by creating *energy barriers* in a material system.





Particle Location is an Indicator of State









Two-well bit









Barrier engineering in semiconductors

By doping, it is possible to create a built-in field and energy barriers of controllable height and length within semiconductor. It allows one to achieve conditional complex electron transport between different energy states inside semiconductors that is needed in the physical realization of devices for information processing.







Kroemer's Lemma of Proven Ignorance

 If in discussing a semiconductor problem, you cannot draw an Energy-Band-Diagram, this shows that you don't know what are you talking about

 If you can draw one, but don't, then your audience won't know what are you talking about





Moore's Law



 Intel founder and chairman Gordon Moore predicted in 1965 that the number of transistors on a chip will double every 18-24 months





Transistor Scaling



 Constant E-field scaling: voltage and dimensions (both horizontal and vertical) are scaled by the same factor k, (~1.4), such that the electrical field remains unchanged.





Technology Scaling

$$Dimensions \xrightarrow{scale} 0.7, \ V_{dd} \xrightarrow{scales} \beta, \ V_t \xrightarrow{scales} \beta$$

$$I = \frac{kW}{T_{ox}} (V_{dd} - V_t) \xrightarrow{scales} \frac{0.7}{0.7} \times \beta = \beta$$

$$D = \frac{CV_{dd}}{I} \xrightarrow{scales} \frac{0.7 \times \beta}{\beta} = 0.7 \quad (30\% \text{ delay reduction})$$

$$E = C V_{dd}^{2} \xrightarrow{\text{scales}} 0.7 \beta^{2}$$





IC Frequency & Power Trends

Clock 1000 1000 Q Pentium Power frequency Processor (MHz) improves 100 800 Pentium () 50% Processor 10 **Chip Power** 600 Frequency Gate delay improves 486DX 1 400 ~30% CPU 386 Power 0.1 200 Frequency increases 50% 0.01 Ω Power = 1.0 8.0 0.6 .35 .25 .18 $C_1 V^2 f$ **Technology Generation (µm)**

▲ Active switched capacitance "C_L" is increasing.



Vdd vs. Vt scaling

- Recently: constant e-field scaling, aka voltage scaling
- V_{CC} ≪ 1V
- V_{CC} & modest V_T scaling
- Loss in gate overdrive $(V_{CC}-V_T)$



1.0 0.8 0.6 .35 .25 .18 1.4

Technology Generation (µm) ▲ Voltage scaling is good for controlling IC's active power, but it requires aggressive V_{T} scaling for high performance

Vcc





Delay



Long Channel MOSFET



 C. Hu, "Low Power Design Methodologies," Kluwer Academic Publishers, p. 25.

Performance significantly degrades when V_{DD} approaches $3V_{T}$.





V_{T} Scaling: V_{T} and I_{OFF} Trade-off



 \clubsuit As V_T decreases, sub-threshold leakage increases

↓ Leakage is a barrier to voltage scaling

Constant Field Scaling

	Device and circuit parameters	Factor
Scaling assumptions	Device dimensions (t _{ox} , L, W, X _j)	1/k
	Doping concentration (N _a , N _d)	k
	Voltage (V)	1/k
Device parameters	Electric field (E)	1
	Capacitance (C=εA/t)	1/k
	Current (I)	1/k
	Channel resistance (R _{ch})	1
Circuit parameters	Delay (CV/I)	1/k
	Power (VI)	1/k ²
	Switching energy (CV ²)	1/k ³
	Circuit density (1/A)	k ²
	Power density (P/A)	1

Scaling in the Vertical Dimension

- Transistor V_t rolls off as the channel length is reduced
- Shallow junction depth reduces V_t roll-off
- However, sheet resistance increases

Scaling in the Vertical Dimension

- Vertical dimension scales less than horizontal
- Aggravates short channel effect (V_t roll-off)

Constant Voltage Scaling

	Device and circuit parameters	Factor
Scaling assumptions	Device dimensions (t _{ox} , L, W, X _j)	1/k
	Doping concentration (N _a , N _d)	k
	Voltage (V)	1
Device parameters	Electric field (E)	k
	Capacitance (C=εA/t)	1/k
	Current (I)	k
	Channel resistance (R _{ch})	1/k
Circuit parameters	Delay (CV/I)	1/k ²
	Power (VI)	k
	Switching energy (CV ²)	1/k
	Circuit density (1/A)	k ²
	Power density (P/A)	k ³

Constant Voltage Scaling

- More aggressive scaling than constant field
- Limitations
 - Reliability problems due to high field
 - Power density increases too fast
- Both constant field and constant voltage scaling have been followed in practice
- Field and power density has gone up as a byproduct of high performance, but till now designers are able to handle the problems

ITRS Roadmap

Year	2001	2003	2005	2007	2010	2013	2016
DRAM ¹ / ₂ pitch [nm]	130	100	80	65	45	32	22
MPU transistors/chip	97M	153M	243M	386M	773M	1.55G	3.09G
Wiring levels	8	8	10	10	10	11	11
High-perf. phys. gate [nm]	65	45	32	25	18	13	9
High-perf. VDD [V]	1.2	1.0	0.9	0.7	0.6	0.5	0.4
Local clock [GHz]	1.7	3.1	5.2	6.7	11.5	19.3	28.8
High-perf. power [W]	130	150	170	190	218	251	288

 International Technology Roadmap for Semiconductors 2002 projection (http://public.itrs.net/)

Transistor Scaling

- 90nm is in production, 65nm in research phase
- New technology generation introduced every 2-3 years

Cost per Transistor

- You can buy 10M transistors for a buck
- They even throw in the interconnect and package for free

Transistors Shipped Per Year

Today, there are about 100 transistors for every ant
Gordon Moore, ISSCC '04

Transistors per Chip

- 1.7B transistors in Montecito (next generation Itanium)
- Most of the devices used for on-die cache memory

Moore's Wrong Prediction

• 30% higher frequency every new generation

- ~15% larger die every new generation
- This means more than 2X increase in transistors per chip

Supply Voltage Scaling

• Supply voltage is reduced for active power control $P_{active} \propto C V_{dd}^2 f$

4 Decades of Transistor Scaling: Itanium 2 Processor

- 130nm process
- 410M transistors
- 374mm² die size
- 6MB on-die L3 cache
- 1.5GHz at 1.3V
- 6.4GB/s 400MT/s 4-way bus interface
- System compatible with existing Itanium 2 platforms
- Extensive RAS, DFT and DFM features

Power Density

- High-end microprocessors: Packaging, cooling
- Mobile/handheld applications: Short battery life

Active and Leakage Power

• Transistors are becoming dimmers

Leakage Power Crawling Up in Itanium 2

• Transistor leakage is perhaps the biggest problem

Leakage Power versus Temp.

 Leakage power is problematic in active mode for high performance microprocessors

- Destructive positive feedback mechanism
- Leakage increases exponentially with temperature
- May destroy the test socket \rightarrow thermal sensors required

Gate Oxide Thickness

- Electrical t_{ox} > Physical t_{ox}
- Due to gate depletion and carrier quantization in the channel

Gate Tunneling Leakage

- MOSFET no longer have infinite input resistance
- Impacts both power and functionality of circuits

Process Variation in Microprocessors

- Fast chips burn too much power
- Slow chips cannot meet the frequency requirement

Process Variation in Transistors

- More than 2X variation in I_{on}, 100X variation I_{off}
- Within-dies, die-to-die, lot-to-lot

- Intrinsic parameter variation (static)
 - Channel length, random dopant fluctuation
- Environmental variation (dynamic)
 - Temperature, supply variations

Sub-wavelength Lithography

Line Edge/Width Roughness

I_{off} and I_{dsat} impacted by LER and LWR

Random Dopant Fluctuation

V_t variation caused by non-uniform channel dopant distribution

Supply Voltage Integrity

- IR noise due to large current consumption
- Ldi/dt noise due to new power reduction techniques (clock gating, power gating, body biasing) with power down mode

Supply Voltage Integrity

- Degrades circuit performance
- Supply voltage overshoot causes reliability issues
- Power wasted by parasitic resistance causes self-heating
- V_{dd} fluctuation should be less than 10%

Courtesy IBM

Productivity Gap

- Design complexity surpasses manpower
- Effective CAD tools, memory dominated chips

Lithography Tool Cost

• What will end Moore's law, economics or physics?

Interconnect Scaling

- Global interconnects get longer due to larger die size
- Wire scaling increases R, L and C
- Example: local vs. global interconnect delay

Interconnect Delay Problem

- Local interconnect has sped up (shorter wires)
- Global interconnect has slowed down (RC doesn't scale)

- Local wires have high density to accommodate the increasing number of devices
- Global wires have low RC (tall, wide, thick, scarce wires)

Interconnect distribution scaling trends

 \cdot RC/µm scaling trend is only one side of the story...

Power Delivery & Distribution Challenges

- High-end microprocessors approaching > 10 GHz
 - How to deliver and distribute ~100A at < 1V for < \$20!
 - On-die power density >>> hot-plate power density
 - crossover happened back in 0.6µm technology!
 - di/dt noise only worsening with scaling: drivers are one of the sources.

Example multi-layer system

Cross Talk Noise

- As wires are brought closer with scaling, capacitive coupling becomes significant
- Adjacent wires on same layer have stronger coupling

Cross Talk Noise

- Multiple aggressors multiple victims possible
- Cross talk noise can cause logic faults in dynamic circuits

Cross Talk and Delay

- Capacitive cross talk can affect delay
- If aggressor(s) switch in opposite direction, effective coupling capacitance is doubled
- On the other hand, if aggressor(s) switch in the same direction, Cc is eliminated
- Significant difference in RC delay depending on adjacent switching activity

Soft Error In Storage Nodes

- Soft errors are caused by
 - Alpha particles from package materials
 - Cosmic rays from outer space

Soft Error In Storage Nodes

- Error correction code
- Shielding
- SOI
- Radiation-hardened cell

More Roadblocks

- Memory stability
- Long term reliability
- Mixed signal design issues
- Mask cost
- Testing multi-GHz processors
- Skeptics: Do we need a faster computer?

Eventually, it all boils down to economics

Summary

- Digital IC Business is Unique
 - Things Get Better Every Few Years
 - Companies Have to Stay on Moore's Law Curve to Survive
- Benefits of Transistor Scaling
 - Higher Frequencies of Operation
 - Massive Functional Units, Increasing On-Die Memory
 - Cost/MIPS Going Down
- Downside of Transistor Scaling
 - Power (Dynamic and Static)
 - Process Variation
 - Design/Manufacturing Cost

