

## EE559: MOS VLSI Design

Instructors: K. Roy

Email: [kaushik@ecn.purdue.edu](mailto:kaushik@ecn.purdue.edu)

URL1: [www.ece.purdue.edu/~kaushik](http://www.ece.purdue.edu/~kaushik)

Office: MSEE 232

Telephone: 494-2361

Office Hours: Tuesday/Thursday 11am-12noon  
or by appointments

## Grading Policy

- Mid-terms + quizzes + hw will account for 75% of the grade
  - 3 mid-terms
  - Mandatory and has to be taken on the scheduled day of the exam.
- Project will account for 25% of the grade. Late projects will not be accepted.
- You are guaranteed an A if your weighted average score over exams, quizzes, and projects is 90 or above.
- Any form of cheating will be heavily penalized and reported to the Dean of students and may result in a failing grade.
- Instructor reserves right to change project requirements.

## Text and References

- Text:
  - *Digital Integrated Circuits: A Design Perspective*, J. Rabaey, Prentice Hall, Second edition
- References:
  - *Principles of CMOS VLSI Design: A Systems Perspective*, 2nd Ed., N. H. E. Weste and K. Eshraghian, Addison Wesley
  - *Circuits, Interconnects, and Packaging for VLSI*, H. Bakoglu, Addison Wesley
- Class Notes:
  - <http://www.ece.purdue.edu/~vlsi/ee559/20001>

## Conferences & Journals

- IEEE Transactions on VLSI Systems
- IEEE Transactions on CAD of IC's
- IEEE Journal of Solid State Circuits
- IEEE VLSI Circuits Symposium
- Journal of Electronic Testing
- ACM Design Automation Conference
- IEEE International Conference on CAD
- IEEE Solid State Circuits Conference
- International symposium on Low-Power Electronics & Design
- IEEE Conference on Computer Design
- IEEE International Test Conference

### Course Outline

- Introduction: Historical perspective and Future Trend
- Semiconductor Devices
- CMOS Logic, Layout techniques
- MOS devices, SPICE models
- Inverters: transfer characteristics, static and dynamic behavior, power and energy consumption of static MOS inverters
- Designing combinational logic gates in CMOS
  - Static CMOS design: Complementary CMOS, ratioed logic, pass-transistor logic
  - Dynamic CMOS logic

### Course Outline (Cont'd)

- Designing combinational logic gates (Cont'd)
  - Power consumption in CMOS gates
  - Low-power design
- Designing sequential circuits
- Interconnect and timing issues
- Designing memory and array structures
- Designing arithmetic building blocks
- VLSI testing and verification

## VLSI CAD Lab and TA

- VLSI CAD Lab located in 360 Potter Engineering Center
  - SUN workstations running Mentor Graphics tools
  - Courtesy key for after-hour access can be obtained from front desk in Potter Engineering Library
  - Additional workstations in MSEE 186
- Lab TA: Kuntal Roy (royk@purdue.edu)
  - Facilitates the use of lab design tools.
  - Office hours: TBA
  - Lab Orientation will be held in the second week
- Lab URL
  - [http://min.ecn.purdue.edu/~mgcdevel/ee559\\_lab.html](http://min.ecn.purdue.edu/~mgcdevel/ee559_lab.html)

## Course Project

- Complete design of a functional logic block or system
  - Complexity of 1000+ transistors or novelty
  - Design using the CADENCE tools and HSPICE
    - Design your own library from scratch
  - Functionality to be verified
  - Critical path timing should be verified using HSPICE
  - Project report due the last day of class
  - Project presentation by each group in the last week of class
  - Work in a group of 2 will be allowed in special cases
  - Start early!
  - Emphasis on new ideas, power dissipation, performance, reconfigurability, low voltage design


## Introduction: A Historical Perspective and Future Trends

### References:


Adapted from: *Digital Integrated Circuits: A Design Perspective*,  
J. Rabaey © UCB

*Principles of CMOS VLSI Design: A Systems Perspective*,  
2nd Ed., N. H. E. Weste and K. Eshraghian

### Digital Computation: Particle Location is an Indicator of State




## Physical Medium for Computation: Barrier Model



1. Can we operate with  $V_{min} \sim K_B T \ln 2$  ?

2. Can we operate with  $Q_{min} = q$  ?

## The First Computer




- The Babbage Differential Engine (1834)
- 25,000 mechanical parts
- Cost £17,470

## Digital Electronic Computing

- Started with the introduction of vacuum tube
- ENIAC for computing artillery firing tables in 1946
- Integration density
  - 80 feet long, 8.5 feet high, and several feet wide
  - 18,000 vacuum tubes
- Reliability issues and excessive power consumption
- Did not go far until the invention of the transistor at Bell Lab in 1947

## HISTORY

- MOS field-effect transistor: Lilienfeld (1925), Heil (1935)
- Bipolar transistors: Bardeen (1947), Shockley (1949)
- First Bipolar digital logic: Harris (1956)
  - IC Logic family:
    - Transistor-Transistor Logic (TTL) (1962)
    - Emitter-Coupled Logic (ECL) (1971)
    - Integrated Injection Logic (I<sup>2</sup>L) (1972)
- PMOS and NMOS transistors on the same substrate: Weimer (1962), Wanlass (1965)
- PMOS-only logic until 1971 when NMOS technology emerged
- NMOS-only logic until late 1970s, when CMOS technology took over
- Later developments: BiCMOS, GaAs, low-temperature CMOS, super-conducting technologies, Nano-electronic





## Technology Trend

**Bulk-CMOS**

Source/Drain S/D Extension  
Gate  
Well  
Retrograde  
Halo  
N+

**PD/SOI**

Source Floating Body Drain  
Buried Oxide (BOX)  
Substrate

**FD/SOI**

Fully-depleted body  
Gate  
Source Drain  
Buried Oxide (BOX)  
Substrate

**Single gate device**

**DG-MOS**

Source Drain  
Gate  
Ti Film - Body

**FinFET** **Trigate**

**Multi-gate devices**

**Nano devices**

Carbon nanotube  
III-V devices  
nano-wires  
Spintronics

Source Nanowire Drain  
Oxide  
Gate

Design methods to exploit the advantages of technology innovations

## The Scale of Things - Nanometers and More

### Things Natural



Smaller is different!

More is different!

### Things Manmade

#### The Challenge

Fabricate and combine nanoscale building blocks to make useful devices, e.g., a photosynthetic reaction center with integral semiconductor storage.



## Scaling & Ion/Ioff

1  $\mu\text{m}$


100 nm

10 nm

**Silicon micro electronics**

**Silicon nano electronics**


**Non-Silicon technology**



$\frac{I_{ON}}{I_{OFF}} = 10^6$

- Increasing leakage
- Increasing process variations
- Short Channel Effects


$\frac{I_{ON}}{I_{OFF}} = 10^3$




- Carbon Nanotubes
- Molecular transistors
- Molecular RTDs

$\frac{I_{ON}}{I_{OFF}} = 10^4$

## 2. Power & Power Density



Year	Processor	Power (Watts)
1971	4004	~0.2
1974	8008	~0.3
1978	8085	~0.5
1982	8086	~1.0
1985	286	~1.5
1989	386	~2.0
1993	486	~3.0
1997	Pentium	~10.0
2000	P6	~100.0



Year	Processor	Power Density (W/cm²)
1970	4004	~2
1974	8008	~3
1978	8085	~5
1982	8086	~10
1985	286	~15
1989	386	~20
1993	486	~30
1997	Pentium	~100
2000	Pentium	~300
2004	Pentium	~1000
2008	Pentium	~3000
2010	Pentium	~10000

**Increased Average Power**


- Battery Life
- Cooling Cost

**Increased Power Density**


- Reliability

Source: Intel


## Nano-Scaled Si Devices




**DGMOS**  
Planar double-gate structure




**FinFET or Tri-Gate**  
Quasi-planar DG structure




**Bulk Si MOSFETS**



**Ground Plane SOI MOS**  
Shared back gate DG devices




**Independent gate FinFET**




**Bulk Si MOSFETS**

## Variation in Process Parameters



**Inter and Intra-die Variations**



Frequency (norm)


Leakage (normalized)


30%

130 nm

Source: Intel

5 X






**Random dopant fluctuation**

# dopant atoms


Technology Node (nm)

Source: Intel


### Evolution in Complexity



### Processor Trends




### Processor Trends (cont'd)



Higher Performance:

- Higher Frequencies (2x/Generation)
- Higher Device counts (2x /Generation)

### Power Trends



[Source: Microprocessor Report]

2x Performance Increase ==> 2x power increase


## Heat Dissipation

- Chips fail when they get hot
- Need compact and cost-effective cooling solns

<u>CPU</u>	<u>Thermal Soln Cost</u>
486/33mhz	HeatSink \$0.50
486DX2 66mhz	Heatsink \$1.00
Pentium 66mhz	Larger Heatsink \$2.00 System Fan \$4.00

- Cooling Solns will become more exotic/expensive
  - Extruded Heatsinks, Heatpipes, Blowers, Noise....
- Every Watt impacts System Cost, esp. for HVM

## Where is the Power Going? (Mobile PC)




**CPU Power: predicted from average device count/area growth**


- CPU Power increasing (Predicted in 1994 Low power workshop)
- Graphics & Chipset Power increasing faster than predicted

**Power reduction is not only a CPU problem**


Intel 4004 Microprocessor




Intel Pentium (II) Microprocessor







Dunnington is the first IA (Intel Architecture) processor with 6-cores, is based on the 45nm high-k process technology, and has large shared caches.



Tukwila, 4-cores, world's first 2 billion transistor microprocessor

### National Technology Roadmap for Semiconductor (NTRS)

<i>Technology (um)</i>	<i>0.25</i>	<i>0.18</i>	<i>0.13</i>	<i>0.10</i>	<i>0.07</i>
<b>Year</b>	1998	2001	2004	2007	2010
<b># transistors</b>	28M	64M	150M	350M	800M
<b>On-Chip Clock (MHz)</b>	450	600	800	1000	1100
<b>Area (mm<sup>2</sup>)</b>	300	360	430	520	620
<b>Wiring Levels</b>	5	5-6	6	6-7	7-8

### Interconnect Performance Trend


<i>Technology (um)</i>	<i>0.25</i>	<i>0.18</i>	<i>0.15</i>	<i>0.13</i>	<i>0.10</i>	<i>0.07</i>
<b>2cm line delay (ns)</b>	2.589	2.480	2.650	2.620	3.730	4.670
<b>1mm line delay (ns)</b>	0.059	0.049	0.051	0.044	0.052	0.042
<b>Intrinsic gate delay (ns)</b>	0.071	0.051	0.049	0.045	0.039	0.022

### Interconnect Complexity

Technology (um)	0.25	0.18	0.13	0.10	0.07
Length (m)	820	1,480	2,840	5,140	10,000
Wiring Levels	6	6-7	7	7-8	8-9
Opt. # buffers per net	few	—————→			many
Opt. # wiresizes per net	few	—————→			many
Opt. # buffers per chip	5K	25K	54K	230K	797K

- Performance
- Signal reliability
- Electromigration

### Distributions of Wire lengths



## Technology Scaling

**Technology scaling improves:**

- ↻ **Transistor & interconnect performance**
- ✕ **Transistor density**
- ✕ **Energy consumed per switching transition**

**0.7X scaling factor (30% scaling) results in:**

- ↻ **30% gate delay reduction (43% freq. ↑ )**
- ✕ **2X transistor density increase (49% area ↓ )**
- ✕ **Energy per transition reduction**

## Technology Scaling

- **Speed & Performance**
  - High drive current and low parasitics
  - Low gate delay and high frequency
- **Density & Area**
  - Small feature size
- **Power & Reliability**
  - Low power supply voltage
  - Low off-state leakage

### Technology Generation Scaling

$$\text{Dimensions} \xrightarrow{\text{scale}} 0.7, V_{dd} \xrightarrow{\text{scales}} \beta, V_t \xrightarrow{\text{scales}} \beta$$


$$I = \frac{kW}{T_{ox}} (V_{dd} - V_t) \xrightarrow{\text{scales}} \frac{0.7}{0.7} \times \beta = \beta$$

$$D = \frac{CV_{dd}}{I} \xrightarrow{\text{scales}} \frac{0.7 \times \beta}{\beta} = 0.7 \quad (\text{30\% delay reduction})$$

$$E = CV_{dd}^2 \xrightarrow{\text{scales}} 0.7 \beta^2$$

### IC Frequency & Power Trends


- Clock frequency improves 50%
- Gate delay improves ~30%
- Power increases 50%
- Power =  $C_L V^2 f$



↑ Active switched capacitance “ $C_L$ ” is increasing.

### Constant Voltage vs Field Scaling

- Recently: constant e-field scaling, aka voltage scaling
- $V_{CC} \propto 1V$
- $V_{CC}$  & modest  $V_T$  scaling
- Loss in gate overdrive ( $V_{CC}-V_T$ )



↑ Voltage scaling is good for controlling IC's active power, but it requires aggressive  $V_T$  scaling for high performance 59


### Barriers to Voltage Scaling

Voltage Scaling = Constant Electric Field Scaling

↓ Voltage scaling is good for IC's active power, but degrades gate over drive. Requires  $V_T$  scaling.

- ↷ Leakage power
- ✖ Short-channel effects
- ☒ Special circuit functionality, noise
- ⊘ Soft error
- ⊘ Parameter variation

## Barriers to Voltage Scaling



- Leakage power
- Short-channel effects
- Soft error
- Special circuit functionality

61

## Delay

$$\tau_d = \frac{C_L V_{DD}}{I_D} \begin{cases} \tau_d = \frac{C_L}{\left(\frac{W}{2L}\right) \mu C_{ox} V_{DD} \left(1 - \frac{V_T}{V_{DD}}\right)^2} & \text{Long Channel MOSFET} \\ \tau_d = \frac{C_L}{W C_{ox} v_{SAT} \left(1 - \frac{V_T}{V_{DD}}\right)} & \text{Short Channel MOSFET} \end{cases}$$

$$\tau = \frac{C_L^{0.5} T_{ox}^{0.5}}{V_{DD}^{0.3} \left(0.9 - \frac{V_T}{V_{DD}}\right)^{1.3}} \left(\frac{1}{W_n} + \frac{2.2}{W_p}\right) \quad [1]$$

[1] C. Hu, "Low Power Design Methodologies," Kluwer Academic Publishers, p. 25.

Performance significantly degrades when  $V_{DD}$  approaches  $3V_T$ .

62

### $V_T$ Scaling: $V_T$ and $I_{OFF}$ Trade-off


Performance vs Leakage:

$$V_T \downarrow \rightarrow I_{OFF} \uparrow \rightarrow I_D(SAT) \uparrow$$

$$I_{OFF} \propto I_{subth} \propto \frac{W_{eff}}{L_{eff}} K_1 e^{(V_{GS} - V_T)}$$

$$I_D(SAT) \propto \frac{W_{eff}}{L_{eff}} K_2 (V_{GS} - V_T)^2$$

$$I_D(SAT) \propto K_3 W_{eff} C_{ox} \nu_{SAT} (V_{GS} - V_T)$$




↓ As  $V_T$  decreases, sub-threshold leakage increases

↓ Leakage is a barrier to voltage scaling

63


### $I_{OFF}$ vs $V_T$



$I_{OFF}$  is an exponential function of  $V_T$ .



### Future: Projected Leakage Trends




$I_{OFF} (0.25\mu m) = 1 \text{ nA}/\mu m$  (scales 5X)  
 $V_T (0.25\mu m) = 450 \text{ mV}$  (scales by 15%)

$S_t (30C) = 80 \text{ mV}/\text{dec}$   
 $S_t (100C) = 100$   
 $d V_T/dT = 0.7 \text{ mV}/C$

### Why Excessive leakage an Issue?

- Leakage component to active power becomes significant % of total power
- Approaching ~10% in 0.18 μm technology
- Acceptable limit less than ~10%, implies serious challenge in  $V_T$  scaling!




Barrier ↓ high static leakage (standby) power

## Power Trends

- Enable development of ultra low voltage circuits

- **At lower  $V_t$ ,**
  - leakage becomes a problem
  - Signal integrity and Noise margin



- Multiple on-chip  $V_t$ , dynamic  $V_t$
- Other challenges for low voltages ?

## Trends in Microelectronics

- Improvement in device technology
  - Smaller circuits
  - Faster circuits
  - More circuits on a chip
- Higher Integration
  - More complex systems
  - Lower cost of computation
  - Higher reliability
- Limitations
  - Intrinsic device scaling limits
  - Cost of fabrication
  - Interconnect limitation
  - Large scale design management


### Problems of Microelectronics

- Design Cost:
  - design time
  - fabrication time
  - impossibility to repair
  - reduce design cost to be competitive in price
- Marketing Issues:
  - use most recent technologies to stay competitive in performance
  - volume production is inexpensive
  - time-to-market is critical
  - evolving market
- Solution:
  - Hierarchical and abstraction
  - Different design styles
  - Computer-Aided-Design

### Circuit and System Representations

Complex digital system  $\longrightarrow$  Component gates  
+  
Memory systems

- 3 design domains
  - Behavioral
    - specifies what a particular system does
  - Structural
    - how entities are connected together to effect the prescribed manner
  - Physical
    - how to actually build a structure that has the required connectivity to implement the prescribed behavior



### For a Digital Design

- Architecture
- Algorithm
- Module or Functional Block
- logical
- Switch
- Circuit
- Layout

## Behavioral Representation Domain

- Hardware description language
  - VHDL, Verilog
- Boolean equation
- Within this domain, there are various level of abstraction
  - Algorithm
  - Register transfer level (communication between registers)

$$\text{Acc} \longleftarrow \text{Acc} + \text{R1}$$

- Boolean equations

$$\text{CO} = \text{A.B} + \text{A.C} + \text{B.C}$$

↓  
carry

## Behavioral Representation Domain - cont.

- Algorithm level (Verilog)

can include speed  
info

```

MODULE carry (co, a,b,c)
  output co
  input a, b, c
  assign co = (a&b)|(a&c)|(b&c);
ENDMODULE
    
```


### Structural Domain

- The levels of abstraction include
  - module
  - gate
  - switch
  - circuit

```

MODULE carry (co, a, b, c)
    input a, b, c;
    output co;
    wire x, y, z
        AND g1 (x, a, b)
        AND g2 (y, a, c)
        AND g3 (z, b, c)
        OR g4 (co, x, y, z);
ENDMODULE
    
```

### Structural Domain- cont.



### Transistor Level

```

MODULE carry (co, a, b, c)
  input  a, b, c;
  output co;
  wire   i1, i2, i3, i4, cn;
          NMOS  n1(i1, vss, a)
          NMOS  n2(i1, vss, b)
          .
          .
          PMOS  p1(i3, vdd, b);
          PMOS  p2(cn, i3, a);
          .
          .
ENDMODULE



```

### Physical Representation

```


MODULE carry ;
  Input  a, b, c;
  output co;
  boundary [0, 0, 100, 400]
    port a aluminum width = 1 origin = [0,2]
    port b aluminum width = 1 origin = [0,7]
    port
    .
    .
    .
    Port ci polysilicon .....
ENDMODULE

```






### NAND ( $\overline{A \cdot B}$ )




### NOR ( $\overline{A+B}$ )



### Complex Gates

$$F = \overline{((A+B+C).D)} = \overline{D} + \overline{ABC}$$

$$\overline{F} = (A+B+C).D$$



### VLSI Design is Inter-Disciplinary

- Breadth of field
  - Semiconductor physics and technology
  - Integrated electronics
  - Systems design
  - Testing
  - Computer-Aided Design
- Depth of field
  - Complexity of fabrication technology
  - Difficulty of design problems