

GPU Teaching Kit



Lecture 6.2 – Performance Considerations

Objective

- To learn that memory coalescing is important for effectively utilizing memory bandwidth in CUDA
 - Its origin in DRAM burst
 - Checking if a CUDA memory access is coalesced
 - Techniques for improving memory coalescing in CUDA code

DRAM Burst – A System View



- Each address space is partitioned into burst sections
 - Whenever a location is accessed, all other locations in the same section are also delivered to the processor
- Basic example: a 16-byte address space, 4-byte burst sections
 - In practice, we have at least 4GB address space, burst section sizes of 128-bytes or more

Memory Coalescing



 When all threads of a warp execute a load instruction, if all accessed locations fall into the same burst section, only one DRAM request will be made and the access is fully coalesced.

Un-coalesced Accesses



- When the accessed locations spread across burst section boundaries:
 - Coalescing fails
 - Multiple DRAM requests are made
 - The access is not fully coalesced.
- Some of the bytes accessed and transferred are not used by the threads

How to judge if an access is coalesced?

- Accesses in a warp are to consecutive locations if the index in an array access is in the form of
 - A[(expression with terms independent of threadIdx.x) + threadIdx.x];

A 2D C Array in Linear Memory Space



Two Access Patterns of Basic Matrix Multiplication



i is the loop counter in the inner product loop of the kernel code

A is $m \times n$, B is $n \times k$ Col = blockldx.x*blockDim.x + threadldx.x



B accesses are coalesced



| Access | B _{0,0} | B _{0,1} | B _{0,2} | B _{0,3} |
|--------------------------|------------------|------------------|------------------|------------------|
| direction in kernel code | B _{1,0} | B _{1,1} | B _{1,2} | B _{1,3} |
| | B _{2,0} | B _{2,1} | B _{2,2} | B _{2,3} |
| | B _{3,0} | B _{3,1} | B _{3,2} | B _{3,3} |



A Accesses are Not Coalesced





Loading an Input Tile

Have each thread load an A element and a B element at the same relative В position as its C element. Col int tx = threadIdx.xn int ty = threadIdx.y Accessing tile 0 2D indexing: k A[Row][tx] B[ty][Col] С Α Row m m k n

WIDTH

Corner Turning







GPU Teaching Kit





The GPU Teaching Kit is licensed by NVIDIA and the University of Illinois under the <u>Creative Commons Attribution-NonCommercial 4.0 International License.</u>