# An Extremely Low Power 2 GHz CMOS LC VCO for Wireless Communication Applications

Han-il Lee<sup>1</sup>, Tae-young Choi<sup>2</sup>, Saeed Mohammadi<sup>1</sup> and Linda P.B. Katehi<sup>1</sup>

 <sup>1</sup> Purdue University, School of Electrical and Computer Engineering, 465 Northwestern Ave. West Lafayette, IN, 47907, USA, 1-765-494-3383
<sup>2</sup> University of Michigan at Ann Arbor, Dept. of Electrical Engineering and Computer Science, 1301 Beal Ave. Ann Arbor, MI, 48109, USA

Abstract — An extremely low power low phase noise CMOS LC voltage controlled oscillator (VCO) has been fully integrated in a commercial 0.18  $\mu$ m CMOS process. To achieve low power and low phase noise, a complementary NMOS and PMOS cross-coupled differential LC structure is used. The LC tank is composed of octagonal-shaped inductors with 2  $\mu$ m Al metal and standard NMOS varactors. The measured phase noise is -111dBc/Hz at 1 MHz offset from a 1.87 GHz carrier when the VCO core consumes only a 0.5 mW power from 0.9 V supply. The power consumption of 0.5 mW is the lowest reported in the literature for LC VCOs. This VCO has a figure of merit of -180 dBc/Hz and achieves a 7 % tuning range with a control voltage ranging from 0 ~ 1.4 V, while maintaining a tuning sensitivity of 93 MHz/V over its entire frequency range.

## I. INTRODUCTION

Integrated LC voltage-controlled oscillators (VCOs) are standard modules in radio frequency transceivers. These modules are used to up-convert signals typically for transmitter applications, and also down-convert signals, mostly in receivers. VCOs are widely used as sinusoidal signal generating blocks in a phase locked loop (PLL) based frequency synthesizer for wireless or optical communicaton applications. Due to increasing demands for higher data rates, very stringent specifications are necessary for VCO spectral purity. At the same time, a great number of VCOs are used in battery operated mobile systems, that require power conservation. There is usually a trade-off between VCO spectral purity (measured by phase noise) and its DC power consumption. Other VCO specifications are the center frequency of oscillation, tuning range, and tuning sensitivity (VCO gain). All these parameters need to be optimized for a given application. This paper will describe an very low power CMOS LC VCO with relatively good spectral purity suitable for extremely lowpower mobile communication devices.

# **II. TANK DESIGN**

To achieve low-power consumption and low-phase noise performance in an LC VCO, it is essential to design and optimize the tank with minimal combined inductance and capacitance loss (R), leading to maximum L/R and L/C ratios [1]. We have used a commericial 2.5D electromagnetic simulator (SONNET) to design the optimum inductor, while the varactor is designed using S-parameter simulation in CADENCE design environment.

#### A. Inductor

The key parameters for good phase noise performance of LC VCOs are the quality factors of on-chip inductors and capacitors (or varactors) in the LC tank. At lower frequencies (~ 1 GHz for a few nano henries inductor), reduction of series resistance of an inductor has the largest impact on inductor Q. Series resistance can be decreased by either using a thick metal ( $4 ~ 10 \mu m$ ) or dual parallel metal. At higher frequencies, Q is dominated by substrate effects. Therefore, reducing the substrate loss through increasing the thickness of the dielectric layer underneath the inductor or through increasing the substrate resistance will maximize the Q at high frequencies (> 2 GHz for a few nano henries spiral inductor) [2].

In this work we have used single layer inductors in a standard low-cost CMOS process with 2 µm thick Al metal to reduce fabrication cost. The inductor uses an opening in the pwell underneath the spiral design to increase the resistivity of the substrate underneath the spiral inductor, resulting in a decrease in substrate loss and an increase in the inductor guality factor [3]. Octagonal-shaped inductors are often used in LC VCO since they have slightly higher quality factor compared to square spirals for the same inductance value. To suppress phase noise of the oscillators, it is important to design a completely symmetrical layout. Therefore, two identical octagonal inductors are designed and optimized in SONNET. Fig. 1 shows the SONNET simulation results of optimized dual inductors including connecting metals. Over the frequency range of 1.8 to 2 GHz, an inductance value is 6.2 nH and a quality factor is 7.5. Self-resonant frequency is about 7.5 GHz.



Fig. 1. Quality factor and inductance of equivalent inductor in LC tank by 2.5D EM simulation tool of SONNET. Inset: Layout of dual inductors.

### B. Varactor

The tuning range of MOS varactor VCOs is determined by the  $C_{v_max}/C_{v_min}$  of the accumulation- or inversion-type NMOS varactors. In a scaled CMOS technology, the tuning range of MOS varactor VCOs can be widened compared to diode varactor VCOs, since an increase of field oxide capacitance enables an increase of the ratio of  $C_{v max}$  to  $C_{v min}$ . MOS varactor VCOs have low power consumption, high quality factor, and low phase noise at large offset frequencies from the carrier due to small MOS varactor parasitic resistance. The disadvantages of MOS varactors are the steep capacitance variation with tuning voltage and reduced linear portion of the tuning characteristics [4]. In this work, we have used standard NMOS varactors instead of diode varactors, leading to a good phase noise with a moderate tuning range.

Fig. 2 (a) is the layout of NMOS varactors drawn in a comb-like fashion. Varactors are made as an array of 16 x 5 unit transistors. The width of the unit transistor is 4µm to keep the gate resistance low, while the length of the unit transistor is  $0.18 \mu m$  (minimum) to achieve high Q. Fig. 2 (b) is the varactor capacitance at 2 GHz derived from S-Parameter simulations as a function of tuning voltage between gate and source/drain. With a bias voltage between gate and source/drain varying from -1 V to 1 V, the quality factor of NMOS varactor is maintained to be more than 10 over the frequency range of operation up to 3 GHz, leading to good phase noise performance of VCO. The gate terminals of varactors are connected to the oscillation nodes so that the n-well to substrate capacitance appears as common-mode and does not load the tank.



Fig. 2. (a) Layout of NMOS varactors as an array of 16 x 5 unit transistors, with the width of 4  $\mu$ m and the length of 0.18  $\mu$ m. (b) Varactor capacitance versus tunning voltage between gate and source/drain using S-parameter simulation at 2 GHz.

#### III. CIRCUIT DESIGN

The circuit schematic of the proposed LC VCO is shown in Fig. 3. The topology of proposed VCO is based on complementary NMOS and PMOS cross-coupled differential LC structure (NP-pair) with NMOS tail current source. This structure, once optimized, performs better than other common VCO topologies, in terms of the phase noise value and the overall power consumption under low power levels.



Fig. 3. Circuit schematic of the proposed LC VCO.

The tank amplitude of an NP-pair topology is twice that of an N-pair or a P-pair only topology for a given current. The circuit can be optimized to have more symmetry in the output waveform, which leads further phase noise reduction. The transconductances of the NMOS and PMOS switching devices have been set approximately equal to obtain symmetry in the output waveforms [5]. Asymmetry of the output waveforms is the cause of the additional up-conversion noise. However, with increasing tail-current from a low power supply voltage the NP-pair goes into the voltage-limited region quickly due to reduced voltage headroom. So, if power dissipation is not a concern, N-pair or P-pair only topology can be used for better phase noise performance.

The values of the on-chip inductors, varactors and the sizes of cross-coupled NMOS and PMOS FET pairs are chosen in accordance to the oscillation condition and frequency tuning range. In particular, the inductance was increased as large as possible for low power consumption while maintaining a suitable frequency tuning range. The oscillation frequency of the VCO is given by

$$f_{osc} = \frac{1}{2\pi \cdot \sqrt{L_{Tank} \cdot C_{Tank}}} \tag{1}$$

where

$$L_{Tank} = L_1 + L_2 \tag{2}$$

and

$$C_{Tank} = C_{v1} + C_{v2} + \left(C_{gdp1} + C_{gdp2} + C_{gsp1} \| C_{sdp2}\right) \\ + \left(C_{gdn1} + C_{gdn2} + C_{gsn1} \| C_{sdn2}\right) \\ + \left(C_{gdn5} + C_{gsn5} + C_{gdn6} + C_{gsn6}\right)$$
(3)

where  $f_{osc}$  is the oscillation frequency,  $L_{Tank}$  and  $C_{Tank}$  are the inductance and the capacitance of LC tank respectively,  $C_{v1}$  and  $C_{v2}$  are the capacitance of varactors,  $C_{gdp1}$ ,  $C_{gdp2}$ ,  $C_{gsp1}$ , and  $C_{gsp2}$  are the gate to drain/source capacitance of PMOS pair,  $C_{gdn1}$ ,  $C_{gdn2}$ ,  $C_{gsn1}$ , and  $C_{gsn2}$ are the gate to drain/source capacitance of NMOS pair, and  $C_{gsn5}$ ,  $C_{gsn6}$ ,  $C_{gdn5}$ , and  $C_{gdn6}$  are the gate to drain/source capacitance of NMOS in the output buffer. The inductor  $L_{tail}$  is used to boost the impedance at NMOS common-source node, avoiding Q-degradation by the triode region MOSFETs in the stacked NP-pair without raising the required supply voltage to maintain the voltage headroom. A filtering capacitor  $C_{tail}$  is used at the drain of MN<sub>3</sub> to filter out the noise at  $2f_{osc}$ . The sizes of the tail current source as well as the mirror are made large with moderate W/L so that the flicker-noise up-conversion is minimized without degrading thermal noise. Output buffer is designed as a common source NMOS with 50  $\Omega$  resistor load to obtain 50 $\Omega$  matching.

## IV. LAYOUT ISSUES

The RF LC VCO was fabricated in IBM 7RF 0.18  $\mu$ m CMOS technology. Fig. 4 shows the microphotograph of the VCO chip including the test pads with a die area of 1 mm x 0.9 mm. Careful consideration has been given to a fully symmetrical layout to minimize the even-order distortion in the differential output waveform and noise up-conversion. The active devices and the NMOS varctors have been laid out as compactly as possible with a shared source/drain to minimize the parasitic capacitance. In order to reduce the substrate noise in the low-resistivity substrate, senstive and noisy circuit parts have been surrounded by guard-rings.



Fig. 4. Die microphotograph of the VCO.

# V. MEASUREMENT RESULTS

The measurements were made on-wafer using 50  $\Omega$  coplanar probes. The DC power consumption of the VCO core is 0.5 mW under 0.9 V supply voltage. Fig. 5 shows the measured phase noise spectrum of the VCO for a center frequency of 1.87 GHz. Phase noise @ 1 MHz offset from the carrier is -111 dBc/Hz. The measured output signal power is -17 dBm with at single ended buffer output terminated at 50  $\Omega$ . Fig. 6 shows the measured spectrum of the VCO at 1.87 GHz. The measured tuning characteristic of the VCO is shown in Fig. 7. The measured tuning range of 1.86 GHz ~ 2.01 GHz, for control voltage from 0 to 1.4 V, lies between simulation result and layout parasitic extraction (LPE) simulation result. The tuning sensitivity is 93 MHz/V. The tuning range can be extended for wideband

applications using switched capacitors bank and adaptive frequency calibriation (AFC) tecinques [6-8].



Fig. 5. Measured phase noise of the VCO at 1.87 GHz.



Fig. 6. Measured spectrum of the VCO at 1.87 GHz.



Fig. 7. Measured tuning characteritic of the VCO.

The overall performance of the VCO can be evaluated by a common figure of merit (FOM) which is given by [9]

$$FOM = L\{f_{offset}\} + 10 \log\left[\left(\frac{f_{offset}}{f_{osc}}\right)^2 \left(\frac{P_{DC}}{1mW}\right)\right]$$
(4)

where  $L\{f_{offet}\}\$  is the phase noise at a certain offset frequency ( $f_{offet}$ ),  $f_{osc}$  is the oscillation frequency, and  $P_{DC}$ is the DC power dissipation. The calculated FOM is -180 dBc/Hz. Fig. 8. shows the results of the FOM and DC power consumpton in order to compare the VCO performance with the previously published VCOs. The summary of the VCO characteristics is shown in Table I.



Fig. 8. Comparison results of figure of merit and DC power consumpton with previous VCOs.

Technology	CMOS 0.18 µm
Supply voltage	0.9 V
Power consumption	0.5 mW
Tuning range	1.86 GHz ~ 2.01 GHz
Tuning sensitivity	93 MHz/V
Phase noise @ 1MHz offset	-111 dBc/Hz
Figure of merit	-180 dBc/Hz
Test chip area with probe pads	1 mm x 0.9 mm

Table I. Summary of VCO performances.

# VI. CONCLUSION

An extremely low power and low phase noise fully integrated CMOS differential LC VCO in a commercial 0.18  $\mu$ m CMOS process has been presented. The VCO core consumes only 0.5 mW of power under 0.9 V supply and achieves -111 dBc/Hz phase noise at 1 MHz offset frequency. The figure of merit is -180 dBc/Hz.

#### ACKNOWLEDGEMENT

The authors are grateful to the funding provided by Tellab fellowship through Purdue Center for Wireless Systems and Apllications and DARPA Technology for Efficient and Agile Microsystems (TEAM) under project DAAB07-02-1-L430. The authors wish to acknowledge the support of Dr. Mark Johnson at Purdue University.

#### REFERENCES

- M. Tiebout, "Low-power low-phase-noise differentially tuned quadrature VCO design in standard CMOS," *IEEE J. Solid-State Circuits*, vol.36, pp.1018-1024, July 2001.
- [2] J. Jeon, E. Inigo, M. Reiha, T. Choi, Y. Lee, S. Mohammadi and L.P.B. Katehi, "The Effect of Low-K Dielectrics on RFIC Inductors," in Proc. 33rd European Microwave Conf., pp. 53-56, 2003.
- [3] "CMRF7SF Model Reference Guide (Release: V1.0.0.0)," IBM Microelectronics, July 15, 2003.
- [4] P. Andreani and S. Mattisson, "On the Use of MOS Varactors in RF VCO's," *IEEE J. Solid-State Circuits*, vol.35, pp.905-910, June 2000.
- [5] A. Hajimiri and T. H. Lee, "Design issues in CMOS differential LC oscillators," *IEEE J. Solid-State Circuits*, vol.34, pp. 717-724, May 1999.
- [6] A. Kral, F. Behbahani and A.A. Abidi, "RF CMOS Oscillators with Switched Tuning," in Proc. Custom Integrated Circuits Conf., pp. 555-558, 1998.
- [7] Han-il Lee *et al.*, "A Fractional-N Frequency Synthesizer Using a Wide-Band Integrated VCO and a Fast AFC Technique for GSM/GPRS/WCDMA Applications," *IEEE J. Solid-State Circuits*, vol.39, pp. 1164-1169, July 2004.
- [8] Han-il Lee *et al.*, "A Σ-Δ Modulator Fractional-N Frequency Synthesizer using a wideband integrated VCO and a fast AFC technique for GSM/GPRS/WCDMA Applications," in *Proc. ESSCIRC 2003*, pp. 97-100.
- [9] J.O. Plouchart, H. Ainspan, M. Soyuer and A. Ruehli, "A fully-monolithic SiGe differential voltage-controlled oscillator for 5 GHz wireless applications," in *Proc. RFIC* symposium 2000, pp. 57-60.
- [10] Je-Kwang Cho, Han-il Lee, Kyung-Suc Nah, and Byeong-Ha Park, "A 2-GHz Wide Band Low Phase Noise Voltage-Controlled Oscillator with On-Chip LC tank," in *Proc. Custom Integrated Circuits Conf.*, pp. 559–562, 2003.
- [11] A.D. Berny, A.M. Niknejad, and R.G. Meyer, "A wideband low-phase-noise CMOS VCO," in *Proc. Custom Integrated Circuits Conf.*, pp. 555-558, 2003.
- [12] Jae-Hong Chang, Yong-Sik Youn, Mun-Yang Park and Choong-Ki Kim, "A new 6 GHz fully integrated low power low phase noise CMOS LC quadrature VCO," in *Proc. RFIC symposium 2003*, pp. 295-298.
- [13] D. Leenaerts, C. Dijkmans; M. Thompson, "A 0.18 µm CMOS 2.45 GHz, low-power quadrature VCO with 15% tuning range," in *Proc. RFIC symposium 2002*, pp. 67-70.
- [14] J. Bhattacharjee, D. Mukherjee, E. Gebara, S. Nuttinck and J. Laskar, "A 5.8 GHz fully integrated low power low phase noise CMOS LC VCO for WLAN applications," in *Proc. RFIC symposium 2002*, pp. 475-478.
- [15] D. Ham, A. Hajimiri, "Concepts and methods in optimization of integrated LC VCOs," *IEEE J. Solid-State Circuits*, vol.36, pp. 896-909, June 2001.
- [16] F. Svelto, S. Deantoni, and R. Castello, "A 1.3 GHz lowphase noise fully tunable CMOS LC VCO," *IEEE J. Solid-State Circuits*, vol.35, pp. 356-361, March 2000.
- [17] J. Craninckx, M.S.J. Steyaert, "A 1.8-GHz low-phasenoise CMOS VCO using optimized hollow spiral inductors," *IEEE J. Solid-State Circuits*, vol.32, pp. 736-744, May 1997.
- [18] M. Tiebout, H.D. Wohlmuth, W. Simburger and H.M. Wang, "A 1V 51GHz Fully-Integrated VCO in 0.12 μm CMOS," *ISSCC Digest of Technical Papers*, pp.300-301, Feb. 2002.
- [19] W. Yue and V. Aparin, "A monolithic low phase noise 1.7GHz CMOS VCO for zero-IF cellular CDMA receivers," *ISSCC Digest of Technical Papers*, pp.396-397, Feb. 2004.