


MOS Devices and Technology




Dual-well epi process

MOS (Metal-Oxide-Semiconductor)

→ unipolar transistors → only one carrier exists


carrier $\left\{ \begin{array}{l} \text{hole} \rightarrow \text{PMOS : slower transistors as holes have lower mobility compared to electrons} \\ \text{electron} \rightarrow \text{NMOS} \end{array} \right.$

Technology that uses both NMOS and PMOS is called CMOS (Complementary MOS)



at $V_G \sim 2\phi_F \Rightarrow$ channel forms and there will be conduction of electrons from source to drain

fermi level $\phi_F = \frac{kT}{q} \ln\left(\frac{N_A}{n_i}\right)$



at strong inversion there is a fixed charge in the channel

$$Q_B = \sqrt{2qN_A\epsilon|2\phi_F|}$$

potential for strong inversion

by increasing gate voltage this charge + channel thickness do not change

if the body is not grounded

$$|2\phi_F| \rightarrow |-2\phi_F + V_{SB}|$$


source-body voltage

V_{GS} needed to reach strong inversion is called
Threshold
 $\rightarrow V_T = V_{GS} \text{ @ strong inversion}$


$$V_T = V_{TO} + \gamma(\sqrt{|2\phi_F + V_{SB}|} - \sqrt{|2\phi_F|})$$

\swarrow relates to process and can be adjusted by shallow ion implantation
 \searrow body-effect coefficient
 \nwarrow Threshold adjustment

\rightarrow Threshold voltage varies with substrate voltage (body effect)



Small V_{DS}



Induced charge $Q_i(x) = -C_{OX}(V_{GS} - V_x - V_T)$

$$I_D = -v_n \frac{Q_i(x)W}{L}$$

current that goes to drain(D) electron velocity mobile charge width of channel

$$v_n = \mu_n \frac{dV}{dx}$$


$$\Rightarrow I_D dx = \mu_n C_{OX} W (V_{GS} - V - V_T) dV$$

$$\int_0^L \int_0^{V_{DS}}$$

$$I_D = \frac{W}{L} \mu_n C_{OX} \left[(V_{GS} - V_T) V_{DS} - \frac{V_{DS}^2}{2} \right]$$


$$K'_n = \mu_n C_{OX} : \text{ Transconductance factor}$$

when you increase V_{DS}



$$I_D = \frac{\mu_n C_{ox} W}{2L} (V_{GS} - V_T)^2$$

constant (not a function of V_{DS})




for small L (short channel)

$V_{DS} \uparrow \longrightarrow$ depletion region @ drain $\uparrow \longrightarrow L_{eff} \uparrow$

$$I_D = I_D' (1 + \lambda V_{DS}) \quad \lambda : \text{channel length modulation factor}$$


There are other problems with small size transistors :

velocity saturation



in small size transistors (sub-micron) E-field can be very large

velocity saturation effect starts @ drain part since there is higher electric field there




$$I_D = I_D' \frac{K(V_{DS})}{\phantom{K(V_{DS})}}$$

$\searrow < 1$

→ velocity saturation reduces the current

at $V_{DS} = V_{DSat} \Leftarrow$ on-set of velocity saturation


$$I_{DSat} = \mu_n C_{OX} \frac{W}{L} \left[(V_{GS} - V_T) V_{DSat} - \frac{V_{DSat}^2}{2} \right] \cdot K(V_{DSat})$$



Dynamic behavior

determined by various capacitor


* Overlap capacitance



$$C_{GSO} = C_{GDO} = C_{ox} \cdot x_d \cdot W = C_o \cdot W$$

C_{gso}
 C_{gdo} in spice model


* **Channel capacitance**



	C_{GCB}	C_{GCS}	C_{GCD}	C_{GC}	C_G
cut-off	$C_{ox}WL$	0	0	$C_{ox}WL$	$C_{ox}WL + 2C_oW$
resistive	0	$C_{ox}WL / 2$	$C_{ox}WL / 2$	$C_{ox}WL$	$C_{ox}WL + 2C_oW$
saturation	0	$\frac{2}{3}C_{ox}WL$	0	$\frac{2}{3}C_{ox}WL$	$\frac{2}{3}C_{ox}WL + 2C_oW$

add overlap and channel capacitances

* **Junction capacitance** (diffusion capacitance) between source/drain and body




$$C_{diff} = C_{bottom-plate\ junction} + C_{sidewall\ junction}$$

$$= \underbrace{C_j}_{\text{cap/unit area}} \cdot \text{area} + \underbrace{C_{jsw}}_{\text{cap/length}} \cdot \text{perimeter}$$

$$= C_j L_s W + C_{jsw} (2L_s + W)$$

↘
length of source pad



Various Capacitance Parameters


how cap varies with voltage

$\underbrace{C_{ox} \quad C_o}_{\text{determine gate cap.}}$	$\underbrace{C_j \quad m_j \quad \phi_b}_{\text{determine bottom-plate cap.}}$	$\underbrace{C_{jsw} \quad m_{jsw} \quad \phi_{bsw}}_{\text{determine sidewall cap.}}$
--	--	--

Source/Drain Resistance

$$R_s(R_D) = \frac{L_s}{W} R_{\square} + R_C$$

↗ contact resistance



MOS Transistor Models

Spice models (non-linear model) :

Level I }
 Level II } not suitable for sub-micron
 Level III }

BSIM version 3 → standard non-linear model now

Geometry related parameters

W, L, A_S , A_D , P_S , P_D , NRS, NRD

source & drain areas


source & drain perimeter

of squares in source & drain diffusion

For accurate parasitic source & drain resistance

MOS devices for RF application


Generally use large transistors (multi-finger)



- * to increase the current drive
- * lower noise
- * lower variations in device parameters

For the purpose of hand-calculation we also use small-signal incremental model

- valid for only one bias point
- varies as bias condition changes
- valid only when we have small-signal condition → nV ~ few mV range



Passive Components


* Resistors

- MOS transistor as a resistor

$$r_{ds} = \frac{1}{\mu C_{ox} \frac{W}{L} [(V_{GS} - V_T) - V_{DS}]}$$

high temp coefficient loose tolerance non-linear

- n⁺, p⁺
- metal, poly-Si, diffusion layer as resistor



$$R = \frac{L}{W} R_{\square}$$

sheet resistance of the layer

R_{\square} can be anything between $0.01\Omega/\square \sim 100\Omega/\square$

Most resistors are PTAT (Proportional To Absolute Temperature)

$$R(T) = R_o \frac{T}{T_o}$$

Al for instance $R_{\square} = 50m\Omega/\square$

TC = temp coeff. = 3900 ppm/ °C ppm: part per million


TC: varies little with temp -55 °C~125 °C

Therefore: $R(T) = R(300K) \left[1 + (T - 300K) \times 3.9 \times 10^{-3} \right]$

- Counting squares

$$R = \frac{L}{W} \times R_{\square}$$

of squares




$$R = 9.12 \times R_{\square}$$

* Capacitors


parallel plate

$$C = \epsilon \frac{W \cdot L}{d}$$



$$\frac{cap}{area} \sim 10^{-5} pF / \mu m^2$$

when the size of capacitor plate becomes small fringing field become important:



1st approximation add 2d (1*d on each side) to W and L

$$C = \epsilon \frac{(W + 2d)(L + 2d)}{d} = \epsilon \left(\frac{WL}{d} + 2W + 2L \right)$$

$TC \sim 30 \sim 50 ppm/^\circ C$ varies because of ϵ

You can also use MOS gate capacitor

$$(\text{gate capacitance}) \longrightarrow 1 \sim 5 \text{ fF} / \mu\text{m}^2$$

gate cap is 20 ~ 100X larger than parallel plate cap.

MOS Cap has small positive TC $\sim 30 \text{ ppm}/^\circ\text{C}$


when using gate capacitance \rightarrow Transistor should be in strong inversion

$$V_{GS} \gg V_T$$

Otherwise capacitance will be small, lossy and non-linear

Diffusion Capacitance \rightarrow junction Cap

P+ region / n-well



$$C_j = \frac{C_j}{\left(1 - \frac{V_F}{\phi}\right)^n}$$

\rightarrow abrupt junction $n=1/2$
 linearly graded junction $n=1/3$

\nwarrow built in potential $\sim 0.7\text{V}$


junction caps have large temp coeff.

$\sim 200 \text{ ppm}/^\circ\text{C}$ reversed bias

$\sim 1000 \text{ ppm}/^\circ\text{C}$ \sim zero bias

Q of varactor \downarrow as $C \uparrow$

* **Inductors**




$$\mu_0 = 4\pi \times 10^{-7}$$

$$L \approx \mu_0 n^2 r$$

→ foot print of square inductor

↙
number of turn

most often to keep the quality factor high you do the following




You don't continue to center as
you don't gain much inductance
but add loss → $Q \downarrow$

a: square spiral's mean radius


$$L = \frac{37.5 \mu_0 n^2 a^2}{22r - 14a}$$

Model for passive components


Resistor




Capacitor



Inductor




- loss in dielectric (Si)
- interwire capacitance
- oxide capacitance



$$R_s \approx \frac{\ell}{\omega \cdot \sigma \cdot \delta \cdot \left(1 - e^{-t/\delta}\right)}$$

ℓ → total length of winding
 t → tickness of interconnect
 ω → width of interconnect
 σ → metal conductivity
 $\delta = \sqrt{\frac{2}{\omega \mu_0 \sigma}}$ (skin depth)

shunt capacitance $C_p = n \omega^2 \frac{\epsilon_{ox}}{t_{ox}}$



$$C_{ox} = w \cdot l \cdot \frac{\epsilon_{ox}}{t_{ox}}$$

w → width of metal
 l → length of metal

R_1 : shows the loss associated with current flow in the substrate

$$R_1 = \frac{2}{w \cdot l \cdot G_{sub}}$$

G_{sub} → fitting param (conductance/area)

$$C_1 = \frac{w \cdot l \cdot C_{sub}}{2}$$

C_{sub} → fitting parameter (capacitance/area)