




Ratioed Logic

Static logic → Ratioed logic



Ratioed logic



of transistors in complementary logic = $2N$

transistor in Ratioed logic = $N+1$


Advantages of Ratioed logic

- less # of transistors
- less interconnects → less complex layout




Disadvantages of ratioed logic

- Static power consumption when output = 0
- Level) depends on the ratio of PMOS to NMOS sizing
- slower in $H \rightarrow L$ transistors

4-in NAND




4-in NOR



→ Different logic path positive feedback.

No direct path $V_{DD} \rightarrow 0 \rightarrow$ static power = 0



Out 1→0





Still Ratioed logic since the transition is affected by sizing

$$V_{OL} = 0$$




Pass transistor logic



Pass transistor AND gate




Complementary Pass transistor logic



AND/NAND

$$F = AB + \overline{B}\overline{B} = AB$$


$$\begin{aligned} F &= \overline{A}B + \overline{B}\overline{B} = \overline{A}B + B(A + \overline{A}) \\ &= \overline{A}B + AB + \overline{A}B + AB \\ &= \overline{A}(B + \overline{B}) + \overline{B}(\overline{A} + A) \\ &= \overline{A} + \overline{B} = \overline{AB} \end{aligned}$$



$$\begin{aligned}
 &= \overline{A}B + B\bar{B} = \overline{A}B + B = \overline{A}B + B(A + \bar{A}) \\
 &= \overline{A}B + BA + B\bar{A} + BA \\
 &= A(B + \bar{B}) = B(A + \bar{A}) = A + B
 \end{aligned}$$

$$\begin{aligned}
 &= \overline{A}B + B\bar{B} = \overline{A}B = \overline{A+B}
 \end{aligned}$$

OR/NOR




XOR/XNOR

→ Design are very modular

(all gates use exactly the same topology only the input are changed)

Problem arises when need more fan-in!


4-in NAND in CPL



Main problem with pass transistor is the level shift

To solve this problem

Solution 1. level restoration - using a PMOS transistor



X used to charge to $V_{DD} - V_{th}$

now the pmos transistor charges X to V_{DD}

Advantages

→ all levels are either Gnd or VDD

→ no static power

Disadvantages


→ ratioed logic

→ pass transistor has to be stronger than pmos

Solution 2 – multiple threshold transistor

zero or low threshold devices are used as pass transistors

Solution 3 - transmission Gate logic




For charging out to V_{DD}

NMOS only charges it to $V_{DD} - V_{tn}$

But PMOS is still on and

continues charging up to V_{DD}



For charging out to 0

PMOS only discharges to $V_{DD} - V_{tp}$


then PMOS turns off

but NMOS is still on $V_G = V_{DD}$ and


continues discharges to 0V

easy to make complex circuits

2-in MUX



XOR



$B=1 \rightarrow$ inverter enabled



transistor gate disabled $\rightarrow F = \bar{A}B$

$B=0 \rightarrow$ inverter disabled

transistor gate enabled $\rightarrow F = A\bar{B}$


$\rightarrow F = \bar{A}B + A\bar{B}$

Delay of trans gate logic



→ transmission gate network $R_{eq} = \text{const}$ is a very good assumption


Delay in transmission gate network



Using Elmore delay

$$t_p = 0.69 \sum_{k=0}^n C R_{eq} \cdot k \rightarrow t_p = 0.69 C R_{eq} \frac{n(n+1)}{2} \rightarrow \text{increase with } n^2$$

to improve the delay use buffer every m stage



Dependence becomes linear and not quadratic

$$t_p = 0.69 \left[C R_{eq} \frac{n(m+1)}{2} \right] + \left(\frac{n}{m} - 1 \right) t_{buf} \quad \text{optimum } m \rightarrow \frac{\partial t_p}{\partial m} = 0 \rightarrow m_{opt} t = 1.7 \sqrt{\frac{t_{buf}}{C R_{eq}}}$$

$$m_{opt} = 3 \sim 4$$