



Dynamic CMOS design

uses $N+2$ transistors but no static power



Example



Dynamic logic is faster than complementary logic due to smaller # transistors

\rightarrow logical effort is less 2-in NOR : $g_{\text{dyn}} = 2/3$, $g_{\text{stat}} = 5/3$

Disadvantages \rightarrow during eval. V_{out} cannot change from 0 $\rightarrow V_{DD}$

low NML since $V_M - V_{\text{tn}}$

higher switching activity


also $a_{0 \rightarrow 1} = P_0$ not $P_0(1-P_0)$

as the output goes to 1 at each Clk cycles

transition probability for N-input gate (uniform dist.)


$$a_{0 \rightarrow 1} = \frac{N_0}{2^n}$$

Dynamic Circuit




Problems with Dynamic Ckts

1. Charge leakage




These pmos and nmos have leakage and work against each other. Pmos charges the capacitance with its leakage current and nmos discharges the capacitance.

To solve the problem we can add current bleeder



→ To avoid ratio problem and avoid static power consumption


2. Charge sharing



Precharge → C_L is charged to V_{DD}

Evaluation → if $B=0$, $A \rightarrow 1$, then the charge on C_L is shared with C_a

To solve the problem we can precharge the internal nodes



3. Capacitive Coupling

Dynamic logic \rightarrow high impedance output node \rightarrow coupling can be a problem


\rightarrow to avoid the problem, careful layout design is important

4. Clock feed through


Capacitive coupling for clk signed causes the high impedance output node to have voltages higher than V_{DD} \rightarrow precharge transistor reverse biased diode \rightarrow forward biased \rightarrow electron injection into substrate

Cascading Dynamic Gates


1. Domino logic



Differential Domino logic





2. np CMOS



Sequential logic

- Defining important timing parameters




Latch vs. Register


Level sensitive

edge sensitive


+ve latch




+ve edge triggered




-ve latch




-ve edge triggered




Static latches and registers



→ writing data is possible by either
cutting the feedback loop
or overpowering the feedback loop




Multiplexer-Based latch




MUX using NMOS pass transistor

using transmission gate

Master-Slave Edge-triggered Register



Timing Properties of MUX-based Master-Slave register



$t_{pd-inv} : \leftarrow$ inverter propagation delay

$t_{pd-tx} : \leftarrow$ transmission gate prop. Delay

Set-up time: $D \rightarrow Q_M$

$$t_{su} (I_1, T_1, I_3, I_2) \rightarrow 3t_{pd-inv} + t_{pd-tx}$$

Propagation delay : $Q_M \rightarrow Q$



$$t_{c-q} (T_3, I_6) \rightarrow t_{pd-inv} + t_{pd-tx}$$

I_4 has the same delay as I_2 which is already taken into account


Holding time

$t_{hold} = 0 \leftarrow$ D and clk pass through inverter before reading T_1 , so their change before Clk on T_1 will not be seen.


Non-ideal Clk signal



Non-overlapping clock




To generate non-overlapping clock




Set-reset latch

Using overpowering the feedback



NOR-based



NAND-based


Dynamic latches and registers

Works based on charge storage @ a high impedance node

→ leakage will ruin the data so periodic refreshing is needed.


Dynamic Transmission-Gate Edge-Triggered Register

8-transistors version



Capacitance due to Inverter gate cap + junction cap of transmission gate
+ overlap cap of transmission gate

6-transistors version (using NMOS only)




t_{su} : delay of the transmission gate

t_{hold} : almost 0 (transmission gate is turned off on the Clk edge and further input changes are ignored)


$t_{c-q} : 2t_{inverter} + t_{delay \text{ trans. gate\#2}}$

Problem : high impedance node \rightarrow more prone to noise

\rightarrow use pseudostatic latch



Problem : Clock overlap \rightarrow both 0-0 and 1-1 ones lap




To avoid problem : $t_{overlap \ 0-0} < t_{T1} + t_{I1} + t_{T2}$

$t_{overlap \ 1-1} < t_{hold}$

\rightarrow make sure data is valid beyond the +ve edge of the clock for more than $t_{overlap \ 1-1}$

C² MOS

Insensitive to clk skew (Clk overlap)




Clk=0 → Master is inverter, Slave is disabled


Clk=1 → Master is disabled, Slave is an inverter

How it is insensitive to Clk skew

0-0 overlap




1-1 overlap




→ this circuit will operate correctly by setting a hold time for the duration of overlap (data should not change during overlap)

Dual Edge register




Data is written on both edges


Advantage → Clk frequency is half therefore less power is consumed



True Single Phase latches and registers




Clk = 1 → +ve latch




Clk = 0 → -ve latch


*With true single phase registers you can include logic



True Single Phase latch can be further simplified (split-output)



Pipelining (to speed up Sequential Ckts)



Clk	Adder		log
1	$a_1 + b_1$		
2	$a_2 + b_2$	$ a_1 + b_1 $	
3	$a_3 + b_3$	$ a_2 + b_2 $	$\log a_1 + b_1 $
4	$a_4 + b_4$	$ a_3 + b_3 $	$\log a_2 + b_2 $
5	$a_5 + b_5$	$ a_4 + b_4 $	$\log a_3 + b_3 $

← we have data output on each clock
 ← cycle.(except for the first two cycle)