

## Chapter 1. Introduction

Read Section 1.1(Historic) + 1.2(Cost) +1.3 (Quality Metrics)


So far you have been introduced to logic design(concept of 0s and 1s). Some of you know about electronic devices ( transistors - - - ). This course is all about how to use transistors to make logic circuits and logic functions.

0  $\Rightarrow$  0.2 V  
1  $\Rightarrow$  1.8 V

How to make sure we don't interpret the data wrong.

Logic 0  $\rightarrow$  reads logic 0  
0.7 V  $\rightarrow$  logic 0 ?  
                    logic 1 ?

What causes the transistor to have 0.7 V ?




## Noise in Digital Integrated Circuits

noise = unwanted coupling


(In digital they call it noise because they don't know how to account for it !)

- Inductive Coupling



Can be reduced by

$\rightarrow$  distancing interconnects




$\rightarrow$  Add Ground Plane




$\rightarrow$  Shortening interconnects



- Capacitance Coupling can be reduced by same.




- Power and Gnd noise can be reduced by
  - widening Gnd &  $V_{DD}$  interconnect
  - Add capacitors if necessary / available



\*How much noise is tolerated?

→ Voltage transfer characteristics of an Inverter




ideal case  $\rightarrow V_{OL} = f(V_{OH})$ ,  $V_{OH} = f(V_{OL})$

but in reality the output signal deviates from the nominal value

\*reason  $\rightarrow$  noise, loading in the output of the inverter (Gate)



limits of acceptable region is  $V_{IL}$ ,  $V_{IH}$




### Regenerative vs. non-regenerative

out = f(in)

in = finv(out)



Regenerative



Non-Regenerative


If transfer characteristics is regenerative  $\rightarrow$  undefined input  $\rightarrow$  a few gates, defined output

To be regenerative  $\rightarrow$  gain in undefined region  $> 1$

gain in two legal region  $< 1$

## Noise immunity



Noise margins may be low but still circuit can reject the noise source. This ability is so called noise immunity.



noise source  $\rightarrow$  proportional to signal swing ( strong signal  $\rightarrow$  strong signal)

$\rightarrow$  fixed

To operate correctly noise margin = Sum of the coupled noise values



$$V_{SW} = ? + V_{NMH} + V_{NML}$$

(assume  $V_{NMH} = V_{NML}$ )

$$V_{SW} = 2 V_{NM}$$

$$\frac{V_{SW}}{2} = V_{NM} = ? f_i V_{Nfi} + ? g_j V_{SW}$$

To operate safe, there is a min signal swing


$$\rightarrow V_{SW} = 2? f_i V_{Nfi} / (1 - 2? g_j)$$

2 x Sum of fixed noise / (1 - 2 x Sum of prop.)

## Directivity


Logic gate should be unidirectional

→ Output change should not affect at the input.




## Fan-Out

Increasing fan-out can affect the logic out-put



CMOS logic → no problem in static


dynamically however there will be a limitation !




To increase fan-out, W/L of the driver transistor ?? current drive will increase

? better transit performance


## Fan-in



Fan-in ?? complexity ?? interior static &  
dynamic properties



## Ideal gate ( inverter )



$$V_{NML} = V_{NMH} = V_{SW} / 2$$


Input impedance ? 8  
Output impedance ? 0 } Fan-out ?

## Performance

Clock frequency of a logic circuit ? gate propagation time

? register read/write time

? uncertainty of clock arrival time



Propagation delay


$$t_p = (t_{PLH} + t_{PHL}) / 2 \quad (\text{average response time of a gate})$$

$t_r, t_f$  ? depend on strength of driver + load presented to it

## Measuring $t_p$


Uniform way of measuring  $t_p$  is by using a ring oscillator

**Odd # inverters (at least 5)**



Period of oscillation frequency,  $T = 2 \times t_p \times N = N(t_{PLH} + t_{PHL})$

valid when  $2Nt_p \gg t_f + t_r$ ,  $T \gg t_f + t_r$



Ring oscillator frequency ( 5 inverters ) 5GHz ?  $T = 200\text{psec}$  ?  $t_p = 20\text{psec}$


does not mean CICTS work up to 50 GHz

inverter ? no parasitics, no coupled gate, no extra interconnect, no fan-in/fan-out

achievable clock frequency  $\sim 1/50$   $1/100$  of 50GHz

careful optimized design could be better

$t_r$ ,  $t_f$ ,  $t_p$  for RC network




$$V_{out} = (1 - e^{-t/\tau}) V_{in}, \quad \tau = RC \text{ time constant}$$

to calculate  $t_p$

$$V_{out} = V_{in} / 2 \quad ? \quad e^{-t/\tau} = 1/2 \quad ? \quad -t/\tau = \ln 1/2$$

$$t_p = \tau \ln 2 = 0.69\tau$$



to calculate  $t_r$

$$t_1: V_{out} = 0.1 V_{in} \quad t_2: V_{out} = 0.9 V_{in}$$

$$e^{-t_1/\tau} = 0.9 \quad e^{-t_2/\tau} = 0.1$$

$$-t_1/\tau = \ln 0.9 \quad -t_2/\tau = \ln 0.1$$

$$t_1 = \tau \ln 1.11 \quad t_2 = \tau \ln 10$$

$$t_r = t_2 - t_1 = \tau (\ln 10 - \ln 1.11) = \tau \ln 9 = 2.2 \tau$$