

Power Consumption

P_{peak} , peak power is important for supply line sizing

$$P_{\text{peak}} = i_{\text{peak}} V_{\text{supply}} = \max[P(+)]$$

$$P_{\text{av}} = 1/T \int_0^T P(t) dt = \frac{V_{\text{supply}}}{T} \int_0^T i_{\text{supply}}(t) dt$$

$P(t)$: instantaneous power

Power consumption : dynamic (charging up caps during transition)

static (true CMOS has no static consumption)

MOS 10pA leakage, 1M trans \rightarrow static current 10mA

dynamic power consumption \propto switching frequency

$$1.5A @ 1.8GHz \rightarrow 4W$$

power consumption related to propagation delay


$$\text{power delay product} : PDP = t_p \times P_{\text{av}}$$

PDP measured by ring oscillator

CMOS Technology


Smaller feature size : density \uparrow
 switching speed $\uparrow \rightarrow$ for the same of dynamic power \downarrow
 $V_{DD} \downarrow \rightarrow$ power decrease
 leakage $\uparrow \rightarrow$ static power \uparrow
 cost/cm² \downarrow (cost of mask) 0.13 μ \$1M/step
 cost/transistor \uparrow
 complexity \uparrow

CMOS Process



n-well CMOS Process

New Processes use epi-layer



IBM → 90nm trans. SOI substrate → $f_T, f_{max} > 200\text{GHz}$



Silk layer (Dow chemical)

8-level of metallization → 2 of them are Cu (Copper interconnect)


0.6V supply (digital)

0.9V supply (analog)

Short channel effects




Si-wafer



<u>Thickness</u>	<u>Resistivity</u>	<u>Size</u>
2mm(MEMS App.)	P- lightly doped sub. (30-100 Ω cm)	4"
1mm	P+ highly doped (1-10 Ω cm)	↓
400 μ	high resistivity (10k Ω cm)	12"
	after processing 1k Ω cm	
200 μ , 100 μ , 50 μ difficult to handle		

Bulk → Bulk CMOS




SOI → partially depleted, fully depleted

reduced parasitics → better performance 20% ↑

better on-off characteristics Simox wafers

→ implanting Oxygen in Si wafer




Photolithography


used for selective masking

Diffusion and Ion Implantation

Diffusion



Ion Implantation : Dose, Energy



Deposition

Field oxide, Si_3N_4 sacrificial (mask for ion implantation)

Etching


Wet & Dry etching (RIE-Reactive Ion Etching)


Planarization

For easy masking process



CMOS Process

Design rule (0.25μ) \rightarrow set of minimum dimensions and spacing to get $\sim 100\%$ yield






Use active mask




fill trenches with field oxide(deposited)
+ Planarize







Use same active mask for
n- well and p- well formation

n- well
 V_{TP} adjust





p- well
 V_{TN} adjust




Source/drain implantation
(self- aligned process)



Select layers



Oxide deposition
Contact formation



⇒ to form a transistor



DRC (Design Rule Check)



uses a technology file

LVS (Layout vs. Schematic)

Extract circuit from layout → calculates parasitics

IC Packaging

Package account for 50% of delay



Different Packages : DIP → Dual-In-Line package


PGA → Pin-Grid-Array

.

.

Surface mount → remove package

→ testing is difficult



Thermal Consideration

$$\frac{N_G}{t_p} \leq \frac{\Delta T}{\theta E}$$

N_G : number of gate/IC , t_p : Propagation delay

ΔT : max Temp. difference between IC & Environment

θ : thermal resistance from chip to environment

E : switching energy of each gate

$\Delta T/\theta = Q$: total power of IC

$Q \cdot t_p = \text{PDP}$: Power Delay Product

$N_G \cdot E = \text{total dynamic energy}$ → assuming all gate are opening simultaneously
so thermal properties determine maximum integration level

→ activity factor = active gates/ total gates