



Power consumption in CMOS inverters

*Dynamic power




Assume zero rise and fall time



$$E_{VDD} = C_L V_{DD}^2 \quad \text{1/2 energy stored in } C_L$$

$$E_C = \frac{C_L V_{DD}^2}{2} \quad \text{1/2 energy consumed in PMOS}$$

→ independent of $R_{\text{transistor}}$
but depends on size



$$E_C = \frac{C_L V_{DD}^2}{2} \quad \text{consumed in PMOS}$$

→ independent of $R_{\text{transistor}}$
but depends on size

→ for each cycle $E_C = E_{VDD} = C_L V_{DD}^2$

$$P_{\text{dynamic}} = E f_{0 \rightarrow 1} = C_L V_{DD}^2 f_{0 \rightarrow 1}$$

*in a logic CKT → total load caps, $C_L = \sum C_L$

$$P_{\text{dynamic}} = C_L V_{DD}^2 f_{0 \rightarrow 1} \rightarrow \text{but not all the gates activated together}$$

$$P_{\text{dynamic}} = C_L V_{DD}^2 f_{0 \rightarrow 1} = C_L V_{DD}^2 f P_{0 \rightarrow 1} \quad P: \text{probability of activation}$$


$$= C_{\text{eff}} f V_{DD}^2 \quad \text{effective capacitance } C_{\text{eff}} = C_L P_{0 \rightarrow 1} \quad P_{0 \rightarrow 1} \text{ may be 10\% never 100\%}$$

To reduce P_{dyn} : $V_{DD} \downarrow$ power supply reduction

$C_L \downarrow$ reduction of gate caps → use minimum size where possible


$P_{0 \rightarrow 1} \downarrow$ reduction of switching activity

VDD/Transistor sizing for minimum power




How about effect of VDD and transistor sizing on power?

Simple case : fixed # of stages = 2



$$F = \frac{C_{ext}}{C_{g1}} \quad \text{for minimum delay} \quad f = \sqrt[3]{F}$$

to get min delay





$$C_{tot} = C_{g1} + gC_{g1} + fC_{g1} + gfC_{g1} + C_{ext} = C_{g1}((1+g)(1+f) + F)$$


$$\rightarrow E_{tot} = V_{DD}^2 C_{tot} = V_{DD}^2 C_{g1} ((1+g)(1+f) + F)$$

$$t_{p0} \approx \frac{V_{DD}}{V_{DD} - V_T - \frac{V_{Dsat}}{2}}$$

For a given effective fan-out (F), there is an optimum fan-out of each stage (f), that can give you a min V_{DD} while t_p is unchanged




assume $\gamma=1$



F	f_{opt} for E_{min}	V_{DDmin} for E_{min}	Normalized E_{min}	f_{opt} for min delay	T_p min
1	1	2.5	1	1	$4t_{p0}$
2	1.3	2.22	~ 0.88	1.41	$4.82t_{p0}$
5	1.9	1.47	~ 0.44	2.26	$6.52t_{p0}$
10	2.5	~ 1.05	~ 0.24	3.17	
20	3.53	~ 0.77	~ 0.12	4.47	$10.94t_{p0}$

Conclusion of Power optimization

*device sizing + V_{DD} reduction can reduce energy consumption, especially for $F \uparrow$



for $F \downarrow$ still we get improvement


for $F \uparrow \rightarrow$ minimize size/ $V_{DD}=2.5$ is the optimum

*oversizing transistor beyond optimum value

$\rightarrow E \uparrow \uparrow$

* optimum sizing for energy is smaller than for delay

Dissipation due to direct path current



$$E_{dp} = V_{DD} \frac{I_{peak} t_{sc}}{2} + V_{DD} \frac{I_{peak} t_{sc}}{2} = t_{sc} V_{DD} I_{peak}$$


$$P_{dp} = \underbrace{t_{sc} \cdot V_{DD} \cdot I_{peak}}_{\text{Energy}} \cdot \underbrace{f_{0 \rightarrow 1}}_{\text{switching activity}}$$

$$t_{sc} = \frac{V_{DD} - 2V_T}{V_{DD}} \cdot \frac{t_{r(f)}}{0.8}$$

$I_{peak} \rightarrow$ depends on device size.

It is also a strong function of the ratio between input & output slopes

Consider 2-cases



\rightarrow make rise/fall time large to reduce direct path energy !

$\rightarrow t_r, t_f \uparrow \rightarrow$ increased energy for the fan-out gate!!

Solution \rightarrow optimum case for all the gates $\rightarrow t_r, t_f|_{\text{input}} = t_r, t_f|_{\text{output}}$

\rightarrow effect of direct path current can be modulated by adding a load capacitance

$$C_{sc} = \frac{t_{sc} I_{peak}}{V_{DD}} \text{ in parallel with } C_L$$

\rightarrow (a function of transistor size, input/output slope ratio and V_{DD})

Static Power Consumption

$$P_{\text{stat}} = I_{\text{leakage}} V_{\text{DD}}$$




during no switching activity

$$I_{\text{leakage}} = 10 \sim 100 \text{ pA}/\mu\text{m}^2 \quad @ \text{ room temp}$$

$$1 \text{ million gate each } 0.5 \mu\text{m}^2, V_{\text{DD}} = 2.5 \text{ V} \rightarrow P_{\text{stat}} \sim 0.125 \text{ mW}$$

$$@ 85^\circ\text{C} \rightarrow I_{\text{leakage}} \rightarrow 60\text{X} \rightarrow P_{\text{stat}} = 7.5 \text{ mW}$$

Other problem \rightarrow small V_T



$$P_{\text{tot}} = P_{\text{dyn}} + P_{\text{dp}} + P_{\text{stat}} = (C_L V_{\text{DD}}^2 + V_{\text{DD}} I_{\text{peak}} t_{\text{sc}}) f_{0 \rightarrow 1} + V_{\text{DD}} I_{\text{leakage}}$$

Power-delay product : $\text{PDP} = P_{\text{av}} t_p$

$$\text{ignoring } P_{\text{dp}}, P_{\text{stat}} \rightarrow \text{PDP} = \frac{C_L V_{\text{DD}}^2}{2}$$

\rightarrow not a good measure since can be minimized by $V_{\text{DD}} \downarrow$

$$\text{Energy delay product : } \text{EDP} = \frac{C_L V_{\text{DD}}^2}{2} t_p \rightarrow V_{\text{DDopt}} = \frac{3}{2} \left(V_T + 2 \frac{V_{\text{Dsat}}}{3} \right) \approx 1.2 \text{ V}$$

