


Random Access Memory



You can read/write
at comparable speed


Six transistor CMOS RAM

Read Operation

active word line

BL , \overline{BL} are precharged to V_{DD}

eq ckt : ($Q = 1$)



Size of pass transistor
has to be smaller
than M1 to avoid
read upset $\frac{NMOS}{Pass} \frac{W/L}{W/L} > 1$

if the lines are precharged
to $V_{DD}/2$ better performance
can be achieved + no read upset

Detect the difference between the two lines

Write operation

* BL and \overline{BL} are set to different values

* WL is activated

This works identical to SR latch

Cover powering the latch

Write time \rightarrow dominated by
 t_p of cross-coupled inverters

$$\frac{PMOS\ W/L}{Pass\ W/L} > 1.8$$

$\xrightarrow{\text{minimum size}} PMOS \times 2$
 $\xrightarrow{\text{Make it minimum}}$

Resistive SRAM

\rightarrow Replace PMOS with resistive loads

* 4 trans instead of 6

* much smaller area since inter connection routing is easier + no need for n-well $\left. \vphantom{\begin{array}{l} \text{much smaller area} \\ \text{since inter connection} \\ \text{routing is easier} \end{array}} \right\} \frac{2}{3} \text{ of area}$

* higher power consumption (in stand by)

Resistors do not introduced slower cell as the precharge is done extrenally
 so make R as big as possible limit \rightarrow area

undoped poly as resistor $\left(T \Omega / \square \right)$

$10^{-15} A /_{cell}$ should provide current at least 2 ordered magnitude its cell taken

Dynamic RAM


Resistor SRAM → resistor function is to provide current to compensate for leakage

→ we can omit the resistors and refresh the memory periodically → dynamic RAM

↪ refreshing → read the data then
write the same data ↪

1 - 4 msec → refreshing period


deleting the resistors will result in



⇒

You do not need to
store both Q and \overline{Q}
so you can further simplify
it to 3 transistor version

3 transistor version



to write

* Put data on BL1

* activate WWL

→ data will be store in the capacitor (C_s)

charge → 1
no charge in C_s → 0

to read

* Precharge BL2 to VDD or ($V_{DD} - V_T$)

* activate RWL

if BL2 goes down (0) → you had stored 1
if BL2 stays at VDD → you had stored 0
→ you need to invert the data (inverting sense amplifier)

Cell size 1/2 of SRAM


* you can further reduce the size of the cell
for instance BL1 and BL2 can be merged into one line

* WWL and RWL can also be combined and
you can read data just like when you refresh data

3-transistor cell dynamic RAM

1. unlike SRAM → no constraint on device ratios
2. reading 3-t SRAM is non-destructive
3. standard CMOS technology → suitable for embedded memory
4. the voltage stored at X (C_s) is $V_{WWL} - V_{Th}$


Therefore during read time you have loss voltage



to avoid this situation you can bootstrap

V_{WWL} to higher than V_{DD}

1-transistor dynamic memory



So you need a technology that gives you a reliable compact capacitance

Write cycle

- * activate WL
 - * put data on BL
- data will be stored (0 or 1) on the capacitor

$$0 \rightarrow C_s = 0V$$

$$1 \rightarrow C_s = V_{DD} - V_T \rightarrow \text{You always use bootstrapping of WL}$$

Read Cycle

- * precharge bit line to V_{PRE} ($0 < V_{PRE} < V_{DD}$)
- * activate WL
- * V_{BL} starts to change by

$$\Delta V = (V_{Bit} - V_{PRE}) \cdot \frac{C_s}{C_s + C_{BL}} \quad \sim 250mV$$


↙
needs amplification

$$\frac{C_s}{C_s + C_{BL}} = \text{charge transfer ratio} \sim 1\% \text{ to } 10\%$$

Direction of charge determines the data (0 or 1)

Adder

Consider transmission gate adder



$$C_o = AB + BC_i + AC_i$$

$$S = ABCC_i + \overline{C_o}(A + B + C_i) \quad \longleftarrow \quad S = A \oplus B \oplus C_i$$

Problem is the delay propagation in carry generation

that slows down the odd process $\longleftarrow t_{adder} \approx (N-1)t_{carry} + t_{sum}$

Consider the following signals

$G = AB$ \longleftarrow generate carry

$D = \overline{AB}$ \longleftarrow delete carry

$P = A \oplus B$ \longleftarrow propagate carry C_o and S

We can rewrite


$$C_o = G + PC_i$$

$$S = P \oplus C_i$$


Truth table for adder

A	B	Ci	G	D	P	S	Co	Carry State
0	0	0	0	1	1	0	0	Delete
0	0	1	0	1	1	1	0	Delete
0	1	0	0	0	0	1	0	Propagate
0	1	1	0	0	0	0	1	Propagate
1	0	0	0	0	0	1	0	Propagate
1	0	1	0	0	0	0	1	Propagate
1	1	0	1	0	1	0	1	Generate
1	1	1	1	0	1	1	1	Generate


So to make C_o what you can do is to



..Manchester Carry generation (dynamic)



Carry Chain Adder



* G and P only depend on A and B so the delay in carry generation is only due to this ckt which is much faster than ripple carry adder

Advantages

- * much easier/smaller layout
- * much faster carry generation path

$$t_p = 0.69 \frac{N(N+1)}{2} RC \quad \xrightarrow{\text{compare with}} \quad t_p = (N-1)t_{\text{carry}} + t_{\text{sum}}$$

R: pass transistor resistance

C: node capacitance (4 diffusion cap + 1 inverter cap)

distributed nature results in quadratic increase of delay

with N \longrightarrow if N = 128 (for supercomputers)

64 (for servers)

32 (for PCs)



delay becomes extremely

large \longrightarrow so every 3~4 bit do buffering


that would make delay linear function of

N but adds up the buffer delay


Dynamic implementation of propagate and generate signals



Multiplier



Partial-product generation




Then you have to sum the pp terms

you can use an array to do so

Array Multiplier (4x4)

- * shifting is done by routing the signal
- * pp generation is done by using AND gates

$$X \times Y = Z$$



Delay Depends on the critical path \longrightarrow what data are you multiplying

$$t_{mult} \approx [(M-1) + (N-2)]t_{carry} + (N+1)t_{sum} + t_{end}$$

$$M \rightarrow X_0 \rightarrow X_M$$

$$N \rightarrow y_0 \rightarrow y_M$$