



Semiconductors

Intrinsic



N-material




$N_D \rightarrow$ density of Donor atoms like **P**.

with minimum thermal energy this becomes a free electron

Available free electron ($N \rightarrow$ negative) \rightarrow material is still neutral since $-ve$ charged electron cancels positively charged **P** ion.

P-material



$N_A \rightarrow$ density of acceptor atoms like **In**.

$$n = N_D \quad \leftarrow \quad \text{in an N-material}$$

$$p = N_A \quad \leftarrow \quad \text{in an P-material}$$

Turns out that the density of the other carries goes down i.e. in N-material:

$$\begin{cases} n = N_D \\ p = \frac{n_i^2}{N_D} \end{cases} \quad n_i \rightarrow \text{Density of free electrons or holes of an intrinsic semiconductor}$$


$$\text{In P-material:} \quad \begin{cases} p = N_A \\ n = \frac{n_i^2}{N_A} \end{cases}$$

n_i = depends on how much thermal energy is available (Temperature dependent)

$$\text{at } 27^\circ\text{C (300K)} \quad n_i|_{Si} = 1.5 \times 10^{10} / \text{cm}^3$$

Diodes

When you bring a P-material and N-material together what happens?



$$\Phi_0 = V_T \ln\left(\frac{N_A N_D}{n_i^2}\right)$$

$$V_T = \frac{KT}{q} = 26mV \text{ at room temperature } T=300$$

$$\left\{ \frac{X_n}{X_p} = \frac{N_A}{N_D} \right\} \rightarrow \text{charge neutralization principle}$$

you can calculate X_n and X_p :

$$X_n + X_p = \text{depletion region thickness} = d$$

$$C_j = \varepsilon \frac{A}{d} = \varepsilon \frac{A}{X_n + X_p}$$

$$C_j = \sqrt{\frac{q\varepsilon}{2(\Phi_0 - V_{Bias})} \cdot \frac{N_A N_D}{N_A + N_D}}$$

$$\varepsilon = \varepsilon_r \varepsilon_0 = 11.8\varepsilon_0$$



relative permittivity of silicon

V_{Bias} = voltage applied across the diode

Reverse bias $V_{Bias} = -V_R$

Forward bias $V_{Bias} = V_F$


$$\rightarrow C_j = \frac{C_{j0}}{\sqrt{1 - \frac{V_{Bias}}{\Phi_0}}} \quad , \quad C_{j0} = \sqrt{\frac{q\varepsilon}{2\Phi_0} \cdot \frac{N_A N_D}{N_A + N_D}}$$

if one of the N_A or N_D is very high \rightarrow one sided diode:

$$N_A \gg N_D \rightarrow \frac{N_A N_D}{N_A + N_D} = N_D$$

$$C_{j0} = \sqrt{\frac{q\varepsilon}{2\Phi_0}} N_D$$

in case of graded junction electric field is not triangular. We have to modify equations.



when diode is subjected to large voltages \rightarrow find average capacitance $C_{j-av} = \frac{\Delta Q}{\Delta V} = \frac{Q(V_2) - Q(V_1)}{V_2 - V_1}$

$$C_{j-av} = 2C_{j0}\Phi_0 \frac{\left(\sqrt{1 - \frac{V_{Bias2}}{\Phi_0}} - \sqrt{1 - \frac{V_{Bias1}}{\Phi_0}} \right)}{V_{Bias2} - V_{Bias1}}$$

$$\text{if } \left. \begin{array}{l} V_{Bias1} = 0 \\ V_{Bias2} = -5V \\ \Phi_0 = 0.9V \end{array} \right\} \rightarrow C_{j-av} = 0.56C_{j0}$$

In reverse bias: there is no current.

In forward bias: diode has a current:

$$I_D = I_S e^{V_D/V_T}$$

$$I_S \propto A \frac{N_A N_D}{N_A + N_D}, \quad A = \text{area}$$

In forward bias there is another capacitor component. Different capacitance due to reaction of moving charges to the applied field (those who contribute to the current)

$$C_d = \tau_T \frac{I_D}{V_T}$$

\longrightarrow Diode current
 \longrightarrow Thermal voltage
 \searrow
 Forward transit time

$$C_T = C_d + C_j \quad \longleftarrow \text{in parallel}$$


Diode model

Forward bias:

$$I_D = I_S e^{V_D/V_T}$$

$$\frac{\partial I_D}{\partial V_D} = \frac{I_S}{V_T} e^{V_D/V_T} = \frac{I_D}{V_T} = \frac{1}{r_d}$$


$$r_d = \frac{V_T}{I_D} \quad : \text{diode incremental resistance} \rightarrow \text{this is not a real resistance.}$$




MOS transistors

N-channel → electrons are the conducting charges → faster

P-channel → holes are the conducting charges → slower



Weak inversion → behaves like a resistor



$$I_D = \mu_n C_{ox} \frac{W}{L} \underbrace{(V_{GS} - V_{th})}_{V_{eff}} V_{DS}$$

As you know increase V_{DS} →
$$I_D = \mu_n C_{ox} \frac{W}{L} \left[(V_{GS} - V_{th}) V_{DS} - \frac{V_{DS}^2}{2} \right] \quad (I)$$