## ECE666: Advanced Computer Systems (Really... Parallel Computer Architecture)

Instructor: Mithuna Thottethodi

Spring 2005
Course webpage:
http://www.ece.purdue.edu/~mithuna/ece666
Course newsgroup: purdue.class.ece666

#### Outline

- Motivation
- · Coherence
- · Coherence Tradeoffs
- Memory Consistency
- Synchronizaton

ECE666, Spring 2005 (2) © Mithuna Thottethodi, 2005

#### What is (Hardware) Shared Memory?

- · Take multiple (micro )processors
- Implement a memory system with a single global physical address space (usually)
- Minimize memory latency (co bcation & caches)
- Maximize memory bandwidth (parallelism & caches)

ECE666, Spring 2005 (3) © Mithuna Thottethodi, 2005

# 

## Why Shared Memory?

#### Pluses

- For applications looks like multitasking uniprocessor
- For OS only evolutionary extensions required
- Easy to do communication without OS
- Software can worry about correctness first then performance

#### Minuses

- Proper synchronization is complex
- Communication is implicit so harder to optimize
- Hardware designers must implement

#### Result

- Symmetric Multiprocessors (SMPs) are the most success parallel machines ever
- And the first with multi-billion-dollar markets

ECE666, Spring 2005 (5) © Mithuna Thottethodi, 2005

#### In More Detail

- · Efficient Naming
  - virtual to physical using TLBs
  - ability to name relevant portions of objects
- · Ease and efficiency of caching
  - caching is natural and well understood
  - can be done in HW automatically
- · Communication Overhead
  - low since protection is built into memory system
  - easy for HW to packetize requests / replies
- · Integration of latency tolerance
  - demand-driven: consistency models, prefetching, multithreaded
  - Can extend to push data to PEs and use bulk transfer

ECE666, Spring 2005 (6) © Mithuna Thottethodi, 2005


#### Symmetric Multiprocessors (SMP)

- · Multiple (micro-)processors
- Each has cache (today a cache hierarchy)
  - Automatic replication
- Connect with logical bus (totally-ordered broadcast)

© Mithuna Thottethodi, 2005

- Implement Snooping Cache Coherence Protocol
  - Broadcast all cache "misses" on bus
  - All caches "snoop" bus and may act
  - Memory responds otherwise

ECE666, Spring 2005 (7)



## Cache Coherent Shared Memory ld r2, x ld r2 x Logical add r1, r2, r4 st x. r1 Interconnection Network Main Memory ECE666, Spring 2005 © Mithuna Thottethodi, 2005

#### Snoopy Cache-Coherence Protocols

- Bus provides serialization point (more on this later)
- · Each cache controller "snoops" all bus transactions
  - relevant transactions if for a block it contains
  - take action to ensure coherence
    - invalidate
  - depends on state of the block and the protocol
- Simultaneous Operation of Independent Controllers

ECE666, Spring 2005 © Mithuna Thottethodi, 2005

#### Next Lecture

· What does the snoop controller do?

#### Coherence


- Fuzzy idea
  - Necessary for correctness
- Precise definition
- For any memory location X
  - Operations issued by any process occur in the order in which they issued
  - Value returned by read is the value writen by last write
- Derivative properties
  - Write propagation: writes become visible to everyone (when?)
  - Write serialization: writes to a single location seen in same order by every processor


ECE666, Spring 2005 (12) © Mithuna Thottethodi. 2005

ECE666, Spring 2005

(11)

© Mithuna Thottethodi. 2005





#### A 3 State Write Back Invalidation Protocol

- 2-State Protocol
  - + Simple hardware and protocol
  - Bandwidth (every write goes on bus!)
  - single writer case
- 3-State Protocol (MSI)
  - Modified
    - · one cache has valid/latest copy
  - memory is stale **S**hared

  - · one or more caches have valid copy
- Must invalidate all other copies before entering modified state
- Requires bus transaction (order and invalidate)

ECE666, Spring 2005 (15) © Mithuna Thottethodi, 2005

#### MSI Processor and Bus Actions

- · Processor:
  - PrRd
  - PrWr
  - Writeback on replacement of modified block
- Bus
  - Bus Read (BusRd) Read without intent to modify, data could come from memory or another cache
  - Bus Read-Exclusive (BusRdX) Read with intent to modify, must invalidate all other caches copies
  - Writeback (BusWB) cache controller puts contents on bus and memory is updated
  - Definition: cache-to-cache transfer occurs when another cache satisfies BusRd or BusRdX request
- Let's draw it!

ECE666, Spring 2005 (16) © Mithuna Thottethodi, 2005

#### MSI State Diagram PrRd /-PrWr / --М BusRd / BusWB PrWr / BusRd) BusRdX / BusWB PrWr / BusRdX BusRdX / --PrRd / BusRd PrRd / --BusRd / --ECE666, Spring 2005 (17) © Mithuna Thottethodi, 2005

#### An example

Proc Action	P1 State	P2 state	P3 state	Bus Act	Data from
1. P1 read u	S			BusRd	Memory
2. P3 read u	S		S	BusRd	Memory
3. P3 write u	1		M	BusRdX	Memory (?)
4. P1 read u	S		S	BusRd	P3's cache
5. P2 read u	S	S	S	BusRd	Memory

- Single writer, multiple reader protocol
- Why Modified to Shared?
  - Why not to Invalid?
    - Give up as little as possible. Retain option to read.
  - Why throw away write permission?
- Ownership
- What if not in any cache?

Read, Write produces 2 bus transactions!

ECE666, Spring 2005 (18) © Mithuna Thottethodi. 2005

#### 4-State (MESI) Invalidation Protocol

- · Often called the Illinois protocol
- Modified (dirty)
- Exclusive (clean unshared) only copy, not dirty
- Shared
- Invalid
- Requires shared signal to detect if other caches have a copy of block
- · Cache Flush for cache to ache transfers
  - Only one can do it though
- What does state diagram look like?

ECE666, Spring 2005

(19)

© Mithuna Thottethodi, 2005

#### More Generally: MOESI

- [Sweazey & Smith ISCA86]
- M Modified (dirty)
- O Owned (dirty but shared) Why?
- · E Exclusive (clean unshared) only copy, not dirty

S

- · S Shared
- I Invalid
- Variants
  - MSI
  - MESI
  - MOSI - MOESI

ECE666, Spring 2005

(20) © Mithuna Thottethodi, 2005

Μ

Ε

validity

exclusiveness

#### 4-State Write-back Update Protocol

- Dragon (Xerox PARC)
- States
  - Exclusive (E): one copy, clean, memory is up-to-date
  - Shared-Clean (SC): could be two or more copies, memory
  - Shared-Modified (SM): could be two or more copies, memory stale
  - Modified (M)
- · Adds Bus Update Transaction
- · Adds Cache Controller Update operation
- · Must obtain bus before updating local copy
- What does state diagram look like?
  - let's look at the actions first

ECE666, Spring 2005

(2

© Mithuna Thottethodi, 2005

## **Dragon Actions**

- Processor
  - PrRd
  - PrWr
  - PrRdMiss
  - PrWrMiss
  - Update in response to BusUpd
- Bus Xactions
  - BusRd
- BusUpd
- BusWB

ECE666, Spring 2005

## Recap Exercise

· Let's draw Dragon Protocol FSM

## Tradeoffs in Protocol Design

- New State Transitions
- · What Bus Transactions
- · Cache block size
- · Workload dependence
- Compute bandwidth, miss rates, from state transitions

ECE666, Spring 2005 (23) © Mithuna Thottethodi, 2005

ECE666, Spring 2005

(24)

© Mithuna Thottethodi, 2005

© Mithuna Thottethodi, 2005

## Computing Bandwidth

- · Why bandwidth?
- How do I compute it?
- Monitor State Transitions
  - tells me bus transactions
  - I know how many bytes each bus transaction requires

ECE666, Spring 2005

(25)

© Mithuna Thottethodi, 2005

#### MESI State Transitions and Bandwidth

FROM/TO	NP	I	E	S	M
NP			BusRd	BusRd	BusRdX
			6+64	6+64	6+64
I			BusRd	BusRd	BusRdX
			6+64	6+64	6+64
E					
S			NA		BusUpgr
					6
M	BusWB	BusWB	NA	BusWB	
	6 + 64	6+64		6 + 64	

ECE666, Spring 2005 (26) © Mithuna Thottethodi, 2005

#### Bandwidth of MSI vs. MESI

- · 200 MIPS/MFLOPS processor
  - use with measured state transition counts to obtain transitions/sec
- Compute state transitions/sec
- Compute bus transactions/sec
- Compute bytes/sec
- What is BW savings of MESI over MSI?
- Difference between protocols is Exclusive State
  - Add BusUpgr for E->M transition
- Result is very small benefit!
  - Small number of E->M transitions (See Table 5.1)
  - Only 6 bytes on bus

ECE666, Spring 2005

(27)

© Mithuna Thottethodi, 2005

## MSI BusUpgrd vs. BusRdX

- MSI S->M Transition Issues BusUpgrd
  - could have block invalidated while waiting for BusUpgrd response
  - adds complexity to detect this
- Instead just issue BusRdX
  - from MESI put BusRdX in E >M and 5 >M
- · Result is 10% to 20% Improvement
  - application dependent

© Mithuna Thottethodi, 2005 ECE666, Spring 2005

## Cache Block Size

- Block size is unit of transfer and of coherence
- Doesn't have to be, could have coherence smaller [Goodman]
- Uniprocessor 3C's
  - (Compulsory, Capacity, Conflict)
- SM adds Coherence Miss Type
  - True Sharing miss fetches data written by another processor
  - False Sharing miss results from independent data in same coherence block
- Increasing block size
  - Usually fewer 3C misses but more bandwidth
  - Usually more false sharing misses
- P.S. on increasing cache size
  - Usually fewer capacity/conflict misses (& compulsory don't matter)
     No effect on true/false "coherence" misses (so may dominate)

ECE666, Spring 2005 (29) © Mithuna Thottethodi. 2005

## Invalidate vs. Update

```
· Pattern 1:
   for i = 1 to k
     P1(write, x);
                       // one write before many reads
     P2--PN-1(read, x);
   end for i
```

```
· Pattern 2:
   for i = 1 to k
      for j = 1 to m
      P1(write, x); // many writes before one read
     end for i
     P2(read, x);
   end for i
```

ECE666, Spring 2005 (30) © Mithuna Thottethodi. 2005

#### Invalidate vs. Update, cont.

- Pattern 1 (one write before reads)
  - N = 16, M = 10, K = 10
  - Update
    - Iteration 1: N regular cache misses (70 bytes)
    - Remaining iterations: update per iteration (14 bytes; 6 cntrl, 8 data)
  - Total Update Traffic = 16\*70 + 9\*14 = 1246 bytes
  - · book assumes 10 updates instead of 9...
  - - Iteration 1: N regular cache misses (70 bytes)
  - Remaining: P1 generates upgrade (6), 15 others Read miss (70) Total Invalidate Traffic = 16\*70 + 9\*6 + 15\*9\*70 = 10,624
- Pattern 2 (many writes before reads)
  - Update = 1400 bytes
  - Invalidate = 824 bytes

ECE666, Spring 2005

© Mithuna Thottethodi, 2005

Read

Snarfing

## Invalidate vs. Update, cont.

- What about real workloads?
  - Update can generate too much traffic
  - Must limit (e.g., competitive snooping)
- Current Assessment
  - Update very hard to implement correctly (c.f., consistency discussion coming next)
  - Rarely done
- Future Assessment
  - May be same as current or
  - Chip multiprocessors may revive update protocols
    - · More intra-chip bandwidth
    - · Easier to have predictable timing paths?

ECE666, Spring 2005 (32) © Mithuna Thottethodi, 2005

#### Interesting Coherence Ideas

- Multicast snooping (Ender Bilir et al. ISCA99)
- Bus ~ totally ordered broadcast network
- Coherence message goes to everyone
  - Even nodes without relevant cacheblock
- Multicast snooping
  - Multicast networks
  - Multiple multicasts may happen in parallel if there are no true conflicts
  - Predict presence of copies at nodes
  - Send invalidations etc only to nodes with copies
  - Have a backup mechanism to
    - · Detect if prediction was correct (\*\*)
    - · Broadcast to everyone if it was incorrect
- Revisit after Directory based coherence

ECE666, Spring 2005 (33) © Mithuna Thottethodi, 2005

## Coherence Decoupling

- · [ASPLOS 04]
- · Decoupling permissions from values
- Coherence and large cache-lines
  - False sharing
- Speculatively use incoherent "present-but-invalid"
- Also do the correct coherence actions and get real data.
  - Squash and re-execute only if value has changed
  - False sharing performance penalty eliminated!
  - Also catches "silent stores" and "temporally silent stores"

ECE666, Spring 2005 (34) © Mithuna Thottethodi, 2005

## Qualitative Sharing Patterns

- [Weber & Gupta, ASPLOS3]
- Read-Only
- Migratory Objects
  - Manipulated by one processor at a time
  - Often protected by a lock
  - Usually a write causes only a single invalidation
- Synchronization Objects
- Often more processors imply more invalidations
- Mostly Read
  - More processors imply more invalidations, but writes are
- Frequently Read/Written
  - More processors imply more invalidations

ECE666, Spring 2005 (35) © Mithuna Thottethodi. 2005

#### Coherence vs. Consistency

- Intuition says loads should return latest value
  - what is latest?
- Coherence concerns only one memory location
- Consistency concerns apparent ordering for all
- A Memory System is Coherent if
  - can serialize all operations to that location such that,
  - operations performed by any processor appear in program
    - program order = order defined by program text or assembly code  $% \left( \frac{1}{2}\right) =\frac{1}{2}\left( \frac{1}{2}\right) ^{2}$
  - value returned a read is value written by last store to that location

ECE666, Spring 2005 (36) © Mithuna Thottethodi. 2005

## Why Coherence != Consistency

```
/* initial A = B = flag = 0 */
       Ρ1
```

A = 1: while (flag == 0); /\*spin\*/

B = 1: print A; flag = 1;print B;

Intuition says printed A = B = 1Coherence doesn't say anything, why? Consider coalescing write buffer

ECE666, Spring 2005

© Mithuna Thottethodi, 2005

## Sequential Consistency

- Lamport 1979
- "A multiprocessor is sequentially consistent if the result of any execution is the same as if the operations of all the processors were executed in some sequential order, and the operations of each individual processor appear in this sequence in the order specified by its program"

ECE666, Spring 2005 (38) © Mithuna Thottethodi, 2005

#### The Memory Model sequential processors issue memory ops in program order switch randomly set after each memory on Memory ECE666, Spring 2005 (39) © Mithuna Thottethodi, 2005

#### Definitions and Sufficient Conditions

- Sequentially Consistent Execution
  - result is same as one of the possible interleavings on uniprocessor
- · Sequentially Consistent System
  - any possible execution corresponds to some possible total order

(40) ECE666, Spring 2005 © Mithuna Thottethodi, 2005

#### Definitions

- Memory operation
  - exection of load, store, atomic read-modify-write access to mem location
- - operation is issued when it leaves processor and is presented to memory system (cache, write-buffer, local and remote memories)
- Perform
  - store is performed wrt to a processor p when a load by p returns value produced by that store or a later store
  - A load is performed wrt to a processor when subsequent stores cannot affect value returned by that load
- Complete
- memory operation is performed wrt all processors.
- Program Execution
  - -Memory operations for specific run only (ignore non memory-referencing instructions)

ECE666, Spring 2005 (41) © Mithuna Thottethodi. 2005

## Sufficient Conditions for Sequential Consistency

- · Every processor issues memory ops in program order
- Processor must wait for store to complete before issuing next memory operation
- After load, issuing proc waits for load to complete, and store that produced value to complete before issuing next op
- Easily implemented with shared bus.

ECE666, Spring 2005 (42) © Mithuna Thottethodi. 2005

#### Architecture Optimizations

- · Register Allocation
  - later in this lecture
- · Coalescing write-buffers
  - Seen in example
- · Write buffers with bypassing
  - Refer to Adve and Gharachorloo tutorial
  - Legitimate optimization in uniprocessors
  - Breaks SC in multiprocessors

ECE666, Spring 2005

(43)

© Mithuna Thottethodi, 2005

## Synchronization

- Mutual Exclusion (critical sections)
  - Lock & Unlock
- Event Notification
  - point to point (producer consumer, flags)
  - global (barrier)
- · LOCK, BARRIER
  - How are these implemented?

ECE666, Spring 2005

(44)

© Mithuna Thottethodi, 2005

#### Anatomy of A Synchronization Operation

- Acquire Method
  - method for trying to obtain the lock, or proceed past barrier
- Waiting Algorithm
  - Spin or busy wait
  - Block (suspend)
- Release Method
  - method to allow other processes to proceed past synchronization event

ECE666, Spring 2005

(45

© Mithuna Thottethodi, 2005

#### HW/SW Implementation Tradeoffs

- · User wants high level (ease of programming)
  - LOCK(lock\_variable), UNLOCK(lock\_variable)
  - BARRIER(barrier\_variable, Num\_Procs)
- · Hardware
- The Need for Speed (it's fast)
- · Software
  - Flexible
- Want
  - low latency
  - low traffic
  - Scalability
  - low storage overhead
  - fairness

ECE666, Spring 2005

(46)

© Mithuna Thottethodi, 2005

## How Not To Implement Locks

 LOCK while(lock\_variable == 1); lock\_variable = 1;

UNLOCK lock\_variable = 0;

- Implementation requires Mutual Exclusion!
  - Can have two processes successfully acquire the

ECE666, Spring 2005

(47)

© Mithuna Thottethodi, 2005

#### Atomic Read-Modify-Write Operations

Test&Set(r,x)
 r = m[x]
 m[x] = 1

Swap(r,x) r = m[x], m[x] = r • r is register

• m[x] is memory location x

Compare&Swap(r1,r2,x)
if (r1 == m[x]) then
r2 = m[x], m[x] = r2

Fetch&Op(r,x,op)
 r = m[x], m[x] = op(m[x])

ECE666. Spring 2005

(48)

© Mithuna Thottethodi, 2005

# Load-Locked/ Store-Conditional Pair of Instructions Load-Locked atomically sets flag and address Any intervening bus invalidates/updates to that address clear the flag

Also clear flag on replacement/context switch
Store-Conditional fails if flag clear
Flag is cleared on
- invalidation
LL-SC in the book
Page 345: Sketchy

Fairness? Livelock?

ECE666, Spring 2005 (49) © Mithuna Thottethodi, 2005

#### Performance of Test & Set

LOCK

while (test&set(x) == 1); <u>UNLOCK</u> x = 0:

- High contention (many processes want lock)
- · Remember the CACHE!
- Each teståset is a read miss and a write miss
   Not fair
- Problem is?
- · Waiting Algorithm!

ECE666, Spring 2005 (50) © Mithuna Thottethodi, 2005

#### Better Lock Implementations

- Two choices:
  - Don't execute test&set so much
- Spin without generating bus traffic
- Test&Set with Backoff
  - Insert delay between test&set operations (not too long)
  - Exponential seems good (k\*ci)
  - Not fair
- Test-and-Test&Set
  - Spin (test) on local cached copy until it gets invalidated, then issue teståset
  - Intuition: No point in trying to set the location until we know that it's not set, which we can detect when it get invalidated...
  - Still contention after invalidate
  - Still not fair

ECE666, Spring 2005 (51) © Mithuna Thottethodi, 2005

#### Fetch & Inc Based Locks

· Ticket Lock

#### LOCK

- Obtain number via fetch&inc
- Spin on now-serving counter

#### <u>Unlock</u>

- Increment now-serving counter
- Array based Lock
- Obtain location to spin on rather than value
- Fai
- Slight increase in storage
- Put locations in separate cache blocks, else same traffic as tåtås
- Other: HW/SW queue locks
  - Linked lists instead of arrays etc.


ECE666, Spring 2005 (52) © Mithuna Thottethodi, 2005

#### QOLB paper

- Synchronization period
  - Transfer
  - Load/Compute
  - Release
- Techniques
  - Local spinning (seen in T&T&S)
  - Queue bosed locking
  - Collocation: protected data moves with lock
  - Synchronous Prefetch: Advance reservation


ECE666, Spring 2005 (53) © Mithuna Thottethodi, 2005

# Effect of mechanisms on Components Transfer Load/Compute Relea



- · Focus only on Simpler locks.
- Revisit QOLB after SCI coherence protocol and hardware queues

ECE666, Spring 2005 (54) © Mithuna Thottethodi, 2005



#### Performance Issues

- Low latency:
  - should be able to get a free lock quickly
- Scalability:
  - should perform well beyond a small number of procs (< 64)</li>
- Low storage overhead
- Fairness
- · Blocking/Non-blocking
- · Are spin locks fair?

ECE666, Spring 2005

(56)

© Mithuna Thottethodi, 2005

#### Performance of Locks

- · Contested vs. Uncontested
- · Test&set is good with no contention
- Array based (Queue) is best with high contention
- Reactive Synchronization by Lim & Agarwal
  - Choose lock implementation based on contention
  - See paper list on course web page

ECE666, Spring 2005

(57

© Mithuna Thottethodi, 2005

## Implementation Details

 To Cache or Not to Cache, that is the question.

#### Uncached

- \_- Latency for one operation increases
- + Fast hand-off between processes

#### <u>Cached</u>

- Might generate a lot of traffic if lock moves around
- + Might reuse lock a lot (locality), then traffic would be reduced by caching
- Must keep ownership for entire read nodifywrite cycle
  - synchronization operation is visible to the memory system

ECE666, Spring 2005

(58)

© Mithuna Thottethodi, 2005

3

## Point-to-Point Event Synchronization

- Often use normal variables as flags
   a = f(x); while (flag == 0);
   flag = 1; b = g(a);
- · Assumes Sequential Consistency!!
- Full/Empty Bits
  - Set on Write
  - Cleared on Read
  - Can't write if set, can't read if clear

ECE666, Spring 2005 (59) © Mithuna Thottethodi, 2005

## Sequential Consistency

 $\cdot$  Register Allocation can break SC

a = f(x) while (a == 0); b = g(a); lw \$arg1, x lw \$1, a loop: beqz \$1, \$0,loop

jal f loop: beqz \$1, \$0,loop sw a, \$retval lw \$arg1, \$1 jal g

 Use "volatile" declaration to prevent reister allocation

- volatile int a;

ECE666, Spring 2005 (60) © Mithuna Thottethodi, 2005

#### Implementing a Centralized Barrier

```
BARRIER(bar_name, p) {
      LOCK(bar_name.lock);
      if (bar_name.counter = 0)
       bar_name.flag = 0;
                                             BARRIER (foo,3)
      bar_name.counter++;
                                             /* Some computation */
BARRIER (foo,3)
      UNLOCK(bar_name.lock);
      if (bar_name.counter == p) {
       bar_name.counter = 0;
       bar_name.flag = 1;
      else
        while(bar_name.flag = 0) {}; /* busy wait */
  Does this work?
ECE666, Spring 2005
                             (61)
                                                  © Mithuna Thottethodi, 2005
```

#### Barrier With Sense Reversal BARRIER(bar\_name, p) { local\_sense = !(local\_sense); state \*/ /\* toggle private LOCK(bar\_name.lock); bar name.counter++; UNLOCK(bar\_name.lock); Another problem if (bar\_name.counter == p) { See Book bar\_name.counter = 0; bar\_name.flag = local\_sense; else while(bar\_name.flag != local\_sense) {}; /\* busy wait \*/ ECE666, Spring 2005 (62) © Mithuna Thottethodi, 2005

## Correct Barrier Implementation with Sense reversal

#### **SMP Summary**

- · Multiple (micro-)processors
- Each has cache (today a cache hierarchy)
- Connect with logical bus (totally ordered broadcast)
- Implement Snooping Cache Coherence Protocol
  - Broadcast all cache "misses" on bus
  - All caches "snoop" bus and may act
  - Memory responds otherwise

ECE666, Spring 2005 (64) © Mithuna Thottethodi, 2005