ECE666: Advanced Computer Systems (Really... Parallel Computer Architecture)

Instructor: Mithuna Thottethodi

Spring 2005
Course webpage:
http://www.ece.purdue.edu/~mithuna/ece666
Course newsgroup: purdue.class.ece666

Acknowledgements and Disclaimer

- Many slides are adapted and extended from multiple sources
 - Publisher resources
 - Prof Vijaykumar's slides
 - Copyright message applies only to additions/extensions

ECE666, Spring 2005 (2) © Mithuna Thottethodi, 2005

Why Multiprocessors?

- Remember MMX?
 - Four 8-bit operations in parallel on 32-bit ALU
 - Cheap, easy to do in hardware
 - Creates compulsion to rewrite software to exploit parallelism
 - Every vendor has multimedia ISA extensions
- CMP = MMX redux
 - Single chip multiprocessor (CMP) = tomorrow's (today's?) microprocessor
 - · Cheap, easy to do in hardware
 - Compulsion to parallelize mainstream software
- Every vendor will have CMPs
- Detailed arguments follow later

ECE666, Spring 2005 (3) © Mithuna Thottethodi, 2005

Contact and Communication

- · Contact
 - Office hours: {Mon, Wed} 2:00pm-3:00pm
 - Additional contact hours after projects begin
- Communication
 - Course related questions/issues
 - · Newsgroup : others may benefit as well
 - Confidential/Individual issues
 - · email/phone/in-person
 - Grades
 - · webCT (maybe not if class is small.)

ECE666, Spring 2005 (4) © Mithuna Thottethodi, 2005

Tools

- · Simics
 - Full system simulator
 - Licensed software
 - Need shay account ids to enable access to software
 - Scientific/Engineering and Commercial workloads

ECE666, Spring 2005

(5)

© Mithuna Thottethodi, 2005

Homework O

- · Due "asap": send by email
 - Name, Picture (digital/scan)
 - ECN account (needed for software license)

ECE666, Spring 2005 (6) © Mithuna Thottethodi, 2005

Course Information

- · Prerequisites:
 - EE565 or equivalent
 - Must know uniprocessor designs well
- · Text:
 - Culler and Singh book
- · Selected papers
 - (to be linked on course web page, announcements on newsgroups)
 - Two types

ECE666, Spring 2005

(7)

© Mithuna Thottethodi, 2005

Course Description

- Introduction
- · Programming parallel computers
- · Shared memory architectures
- · Snoopy bus-based systems
- · Scalable systems
- · Directory-based systems
- Network architectures

ECE666, Spring 2005 (8) © Mithuna Thottethodi, 2005

Course Information

- · Project accounts for much of the grade
- · Project:
 - Research project
 - expected to target top-notch conferences
 - 2 ISCA papers from EE666
 - 1 ISCA paper from EE565
- · HPCA deadline July xx
- · Topics will be handed out
- You're welcome to choose research topics on your own

ECE666, Spring 2005 (9) © Mithuna Thottethodi, 2005

Course Information

- · Learn to read and write papers
- Reading list:
 - will be put on the web
- · Two classes of papers
 - Detailed coverage
 - · Will be covered in class by instructor
 - Misc. papers
 - · Intro/key idea will be covered

ECE666, Spring 2005 (10) © Mithuna Thottethodi, 2005

Outline

- Important Weeks
- Midterms
- Breaks

•Many topics not mentioned

	Lectures
1	Intro/Motivation
2	Parallel Programming
3	Parallel Programming
4	Workload Scaling
5	Shared-memory MP design
6	Shared-memory MP design
7	Snoop-based MP systems
8	Scalable MP design
9	Scalable MP design/ Mid-term
10	SPRING BREAK
11	Directoy coherence Based Systems
12	Hardware Software Tradeoffs
13	Interconnection Networks
14	Interconnection Networks
15	Advanced Topics/Project Presentations
16	Project Presentations

ECE666, Spring 2005

(11)

© Mithuna Thottethodi, 2005

Grades

- · Research project 30%
- · Exams 45%
 - One Mid-term (15%):
 - Evening
 - · Week before Spring break
 - Exact date/venue: March 10th, Thursday 7:00-9:00 EE 115
 - One Final (30%):
 - · Date/Venue TBD
- · Class participation and Reading list 15%
- · Home works 10%

ECE666, Spring 2005

(12)

© Mithuna Thottethodi, 2005

Introduction

- · What is Parallel Architecture?
- · Why Parallel Architecture?
- Evolution and Convergence of Parallel Architectures
- Fundamental Design Issues

ECE666, Spring 2005 (13) © Mithuna Thottethodi, 2005

What is Parallel architecture?

- · A collection of processing elements
 - Cooperate to solve large problems fast
- Some broad issues:
 - Resource Allocation:
 - · how large a collection?
 - · how powerful are the elements?
 - · how much memory?
 - Data access, Communication and Synchronization
 - · how do the elements cooperate and communicate?
 - · what are the abstractions and primitives for cooperation?
 - Performance and Scalability
 - · how does it all translate into performance?
 - · how does it scale?

ECE666, Spring 2005 (14) © Mithuna Thottethodi, 2005

Why study parallel architecture?

- Role of a computer architect:
 - To design and engineer the various levels of a computer system to maximize performance and programmability within limits of technology and cost.
- · Parallelism:
 - Provides alternative to faster clock for performance
 - Applies at all levels of system design
 - Is a fascinating perspective from which to view architecture
 - Is increasingly central in information processing

ECE666, Spring 2005 (15) © Mithuna Thottethodi, 2005

Relevance Today?

- History: diverse and innovative organizational structures, often tied to novel programming models
- Rapidly maturing under strong technological constraints
 - The "killer micro" is ubiquitous
 - Laptops and supercomputers are fundamentally similar!
 - Technological trends cause diverse approaches to converge
- Technological trends make parallel computing inevitable
 - In the mainstream
- · Need to understand principles not just taxonomies
 - Naming, Ordering, Replication, Communication performance

ECE666, Spring 2005 (16) © Mithuna Thottethodi, 2005

Inevitability

- Application demands: Insatiable need for computing cycles
- Scientific computing: CFD, Biology, Chemistry, Physics, ... General-purpose computing: Video, Graphics, CAD, Databases
- Technology Trends
 - Number of transistors on chip growing rapidly
 - Clock rates expected to go up only slowly
- Architecture Trends
 - Instruction-level parallelism valuable but limited
 - Coarser-level parallelism, as in MPs, the most viable approach
- **Economics**
- Current trends:
 - Today's microprocessors have multiprocessor support
 - Servers/workstations becoming MP: Sun, SGI, COMPAQ/HP!...
 - Tomorrow's microprocessors are multiprocessors
 - CMPs on roadmap of every major vendor Intel, Sun, IBM etc.

ECE666, Spring 2005

(17)

© Mithuna Thottethodi, 2005


Application Trends

- Demand for cycles fuels advances in hardware, and vice-versa
 - Cycle drives exponential increase in microprocessor performance
 - Drives parallel architecture harder: most demanding applications
- Range of performance demands
- Need range of performance with progressively increasing cost
- Goal of applications in using parallel machines: Speedup Speedup (p processors) = Performance (p processors)

Performance (1 processor)

- For a fixed problem size (input data set), performance = 1/time
- Speedup fixed problem (p processors) = Time (1 processor) Time (p processors)


ECE666, Spring 2005 (18)© Mithuna Thottethodi, 2005




Commercial Computing

- Also relies on parallelism for high end
 - Scale not so large, but use much more wide-spread
 - Computational power determines scale of business
- Databases, online-transaction processing, decision support, data mining, data warehousing ...
- TPC benchmarks (TPC-C order entry, TPC-D decision support)
 - Explicit scaling criteria provided
 - Size of enterprise scales with size of system
 - Problem size no longer fixed as p increases, so throughput is used as a performance measure (transactions per minute or tpm)

ECE666, Spring 2005 (20) © Mithuna Thottethodi. 2005







Summary of Application Trends

- Transition to parallel computing has occurred for scientific and engineering computing
- In rapid progress in commercial computing
 - Database and transactions as well as financial
 - Usually smaller-scale, but large-scale systems also used
- Desktop also uses multithreaded programs, which are a lot like parallel programs
 - Intel's Hyperthreading (SMT)
- Demand for improving throughput on sequential workloads
 - Greatest use of small-scale multiprocessors
- Solid application demand exists and will increase

ECE666, Spring 2005 (23) © Mithuna Thottethodi, 2005



General Technology Trends



- Microprocessor performance increases 50% 100% per year
- Transistor count doubles every 3 years
- DRAM size quadruples every 3 year
- Huge investment per generation is carried by huge market
- Parallelism is a natural way to yet improve beyond micro.

ECE666, Spring 2005 © Mithuna Thottethodi, 2005

Technology: A Closer Look

- Basic advance is decreasing feature size (λ) Circuits become either faster or lower in power
- Die size is growing too
 - Clock rate improves roughly proportional to improvement in λ Number of transistors improves like λ^2 (or faster)
- Performance > 100x per decade; clock rate 10x, rest transistor
- How to use more transistors?
 - Parallelism in processing
 - multiple operations per cycle reduces CPI



- avoids latency and reduces CPI, improves processor utilization
- Both need resources, so tradeoff
- Key issue is resource distribution, as in uniprocessors

ECE666, Spring 2005 © Mithuna Thottethodi, 2005

Clock Frequency Growth 1,000 100 Clock rate (MHz) 0.1 | 1970 | 1980 | 1990 | 1995 | 2000 | 2005 · 30% per year ECE666, Spring 2005 © Mithuna Thottethodi. 2005

Similar Story for Storage

- Divergence between memory capacity and speed
 Capacity increased by 1000x from 1980-95, speed only 2x
 Gigabit DRAM by 2000, but gap with proc speed much greater
- Larger memories are slower, while processors get faster
 - Need to transfer more data in parallel
 - Need deeper cache hierarchies How to organize caches?
- Parallelism: larger effective size w/o increasing access time
- Parallelism and locality within memory systems too
 - New designs fetch many bits within memory chip; follow with fast pipelined transfer across narrower interface
 - Buffer caches most recently accessed data
- · Disks too: Parallel disks plus caching

ECE666, Spring 2005 © Mithuna Thottethodi. 2005

Architectural trends


- Architecture translates technology's gifts to performance
- Resolves the tradeoff between parallelism and locality
 - Current micro: 1/3 compute, 1/3 cache, 1/3 off-chip connect
 - Tradeoffs may change with scale and technology advances
- Understanding microprocessor architectural trends
 - Helps build intuition about design issues or parallel machines
 - Fundamental role of parallelism even in "sequential" computers
- Four generations of history: tube, transistor, IC, VI.ST
 - Here focus only on VLSI generation
- Greatest delineation has been in type of parallelism exploited


ECE666, Spring 2005 (29) © Mithuna Thottethodi, 2005

Architectural trends

- Greatest trend in VLSI generation is increase in parallelism
 - Up to 1985: bit level parallelism: 4-bit -> 8 bit -> 16-bit
 - slows after 32 bit
 - adoption of 64-bit under way, 128-bit far (not performance issue)
 - · great inflection point when 32-bit micro and cache fit on a chip
 - Mid 80s to mid 90s: instruction level parallelism
 - pipelining and simple instruction sets, + compiler advances (RISC)
 - \cdot on-chip caches and functional units => superscalar execution
 - greater sophistication: out of order execution, speculation, prediction
 - to deal with control transfer and latency problems
 - Next step: thread level parallelism

ECE666, Spring 2005 (30) © Mithuna Thottethodi, 2005





Economics

- · Commodity microprocessors not only fast but CHEAP
 - Development cost is tens of millions of dollars (5-100 typical)
 - BUT, many more are sold compared to supercomputers
 - Must use the commodity building block
 - Exotic parallel architectures no more than special-purpose
- · Now also pushed by software vendors (e.g. database)
- Intel standardization makes small, bus-based SMPs commodity
- Desktop: few smaller processors versus one larger one?

© Mithuna Thottethodi, 2005


- Multiprocessor on a chip
- On Roadmap of every major vendor


ECE666, Spring 2005 (33)


Economics example

- · Proving ground and driver for innovative architecture
 - Market smaller than commercial as MPs become mainstream
 - Dominated by vector machines starting in 70s
 - Microprocessors have made huge gains in fp performance
 - high clock rates
 - · pipelined floating point units (e.g., multiply-add every cycle)
 - · instruction-level parallelism
 - · effective use of caches (e.g., automatic blocking)
 - Plus economics
- Large-scale multiprocessors replace vector supercomputers
 - Well under way already

ECE666, Spring 2005 (34) © Mithuna Thottethodi, 2005







Recap: Compelling Trends

- Application demands: Insatiable need for computing cycles


 - Scientific computing: CFD, Biology, Chemistry, Physics, ... General-purpose computing: Video, Graphics, CAD, Databases
- Technology Trends
 - Number of transistors on chip growing rapidly
 - Clock rates expected to go up only slowly
- Architecture Trends
 - Instruction-level parallelism valuable but limited
- Coarser-level parallelism, as in MPs, the most viable approach
- **Economics**
- Current trends:
 - Today's microprocessors have multiprocessor support
 - Servers/workstations becoming MP: Sun, SGI, COMPAQ/HP!...
 - Tomorrow's microprocessors are multiprocessors
 - CMPs on roadmap of every major vendo
 Intel, Sun, IBM etc.

ECE666, Spring 2005 (38) © Mithuna Thottethodi, 2005

Outline

- · Motivation & Applications
- Programming Models with a toy example
 - Shared Memory
 - Message Passing
 - Data Parallel
- Historically Prog. Model/Architecture coupled
 - Decoupling the two: A Generic Parallel Machine
- Fundamental Issues in Programming Models
 - Function: naming, operations, & ordering, communication
 - Performance: latency, bandwidth, etc.


ECE666, Spring 2005 (39) © Mithuna Thottethodi. 2005



Programming Model

- · What programmer uses in coding applications
- · Specifies communication and synchronization
- Examples:
 - Multiprogramming: no communication or synch. at program Tevel
 - Shared address space: like bulletin board
 - Message passing: like letters or phone calls, explicit point to point
 - Data parallel: more regimented, global actions on
 - · Implemented with shared address space or message

(41) ECE666, Spring 2005 © Mithuna Thottethodi, 2005



- "Shared memory/ message passing/ Data parallel/ as long as it satisfies programmability/performance criteria, it is a good machine" -Mithuna

ECE666, Spring 2005 © Mithuna Thottethodi, 2005

Walk-through Example

for i = 1 to N A[i] = (A[i] + B[i]) * C[i]sum = sum + A[i]

- · How do I make this parallel?
 - Discover structure
 - Expose independent ops
 - Look for loop-carried dependence

ECE666, Spring 2005 (43) © Mithuna Thottethodi. 2005

Example (cont)

for i = 1 to N A[i] = (A[i] + B[i]) * C[i]sum = sum + A[i]


· Split the loops


Independent iterations

for i = 1 to N A[i] = (A[i] + B[i]) * C[i]for i = 1 to N sum = sum + A[i]

· Data flow graph?

ECE666, Spring 2005 © Mithuna Thottethodi. 2005









- Historically, Programming Model == Architecture
- \cdot Thread(s) of control that operate on data
- Provides a communication abstraction that is a contract between hardware and software (ala ISA)


Current Models


- · Shared Memory
- Message Passing
- Data Parallel (Shared Address Space)
- · (Data Flow)


ECE666, Spring 2005 (47) © Mithuna Thottethodi, 2005











The Simple Problem Again

- Send/Recv communicates and synchronizes
- P processors

ECE666, Spring 2005

(53)

© Mithuna Thottethodi, 2005

Separation of Architecture from Model

- At the lowest level SM sends messages
 - HW is specialized to expedite read/write messages
- What programming model / abstraction is supported at user level?
- Can I have shared-memory abstraction on message passing HW?
- Can I have message passing abstraction on shared memory HW?
- · Recent research machines integrate both
 - (Alewife, Tempest/Typhoon, FLASH)

ECE666, Spring 2005

(54)

© Mithuna Thottethodi, 2005

Data Parallel

- · Programming Model
 - operations are performed on each element of a large (regular) data structure in a single step
 - arithmetic, global data transfer
- Processor is logically associated with each data element
- Early architectures directly mirrored programming model
 - Many, bit serial processors
- Today we have FP units and caches on microprocessors
- Can support data parallel model on SM or MP architecture

ECE666, Spring 2005

(55)

© Mithuna Thottethodi, 2005

The Simple Problem Strikes Back

Assuming we have N processors A = (A + B) * C

sum = global_sum (A)


- · Language supports array assignment
- Special HW support for global operations
- CM-2 bit-serial
- · CM-5 32-bit SPARC processors
 - Message Passing and Data Parallel models

(56)

- Special control network
- Chapter 11.....

ECE666, Spring 2005


© Mithuna Thottethodi, 2005



Data Flow Architectures

- Explicitly represent data dependencies (Data Flow Graph)
- No artificial constraints, like sequencing instructions! - Early machines had no registers or cache
- Instructions can "fire" when operands are ready
- Remember tomasulo's algorithm
- · How do we know when operands are ready?
- Matching store
 - large associative search!
- Later machines moved to coarser grain (threads)
 - allowed registers and cache for local computation
 - introduced messages (with operations and operands)


(58) ECE666, Spring 2005 © Mithuna Thottethodi, 2005





Historical View, cont.

- Machine --> Programming Model
 Join at network so program with message passing model
- Join at memory so program with shared memory model
- Join at processor so program with SIMD or data parallel
- Programming Model --> Machine
 - Message-passing programs on message-passing machine
 - Shared-memory programs on shared-memory machine
 - SIMD/data-parallel programs on SIMD/data-parallel machine
- But
 - Isn't hardware basically the same? Processors, memory, & I/O?
 - Why not have generic parallel machine & program with model that fits the problem?

ECE666, Spring 2005 (60) © Mithuna Thottethodi. 2005







Programming Model Design Issues

- Naming: How is communicated data and/or partner node referenced?
- Operations What operations are allowed on named data?
- Ordering: How can producers and consumers of data coordinate their activities?
- Performance
 - Latency How long does it take to communicate in a protected fashion?
 - Bandwidth: How much data can be communicated per second? How many operations per second?

ECE666, Spring 2005 (64) © Mithuna Thottethodi, 2005

Issue: Naming

- Single Global Linear-Address-Space (shared memory)
- Multiple Local Address/Name Spaces (message passing)
- · Naming strategy affects
 - Programmer / Software
 - Performance
 - Design Complexity

ECE666, Spring 2005 (65) © Mithuna Thottethodi, 2005

Issue: Operations

- Uniprocessor RISC
 - Id/st and atomic operations on memory
 - arithmetic on registers
- Shared Memory Multiprocessor
 - Id/st and atomic operations on local/global memory
 - arithmetic on registers
- · Message Passing Multiprocessor
 - send/receive on local memory
 - broadcast
- Data Parallel
 - Id/st
 - Global operations (add, max, etc.)

ECE666, Spring 2005 (66) © Mithuna Thottethodi, 2005

Issue: Ordering


- Uniprocessor
 - programmer sees order as program order
 - out-of-order execution (tomasulo's algorithm) actually changes order
 - write buffers
 - important to maintain dependencies
- Multiprocessor
 - What is order among several threads accessing shared data?
 - What affect does this have on performance?
 - What if implicit order is insufficient?

ECE666, Spring 2005 © Mithuna Thottethodi. 2005

Issue: Order/Synchronization

- Coordination mainly takes three forms:
 - mutual exclusion (e.g., spin-locks)
 - event notification
 - point-to-point (e.g., producer-consumer)
 global (e.g., end of phase indication, all or subset of processes)
- global operations (e.g., sum)
- - synchronization name space (entire address space or portion)
 - granularity (per byte, per word, ... => overhead)
 - Tow latency, low serialization (hot spots)
 - variety of approaches
 - · teståset, compareåswap, ldLocked-stConditional
 - Full / Empty bits and traps
 - · queue-based locks, fetch&op with combining

ECE666, Spring 2005 (68) © Mithuna Thottethodi. 2005



Performance Issue: Latency

- Must deal with latency when using fast processors
- · Options:
 - Reduce frequency of long latency events
 - · algorithmic changes, computation and data distribution
 - Reduce latency
 - cache shared data, network interface design, network design
 - Tolerate latency
 - message passing overlaps computation with communication (program controlled)
 - SM overlaps access completion and computation using consistency model and prefetching

ECE666, Spring 2005 (70) © Mithuna Thottethodi, 2005

Performance Issue: Bandwidth

- · Private and global bandwidth requirements
- Private bandwidth requirements can be supported by:
 - distributing main memory among PEs
 - application changes, local caches, memory system design
- Global bandwidth requirements can be supported by:
 - scalable interconnect technology
 - distributed main memory and caches
 - efficient network interfaces
 - avoiding contention (hot spots) through application changes

ECE666, Spring 2005 (71) © Mithuna Thottethodi, 2005

Cost of Communication

Cost = Frequency x (Overhead + Latency + Xfer
size/BW - Overlap)

- Frequency = number of communications per unit work
 algorithm, placement, replication, bulk data transfer
- Overhead = processor cycles spent initiating or handling
 - protection checks, status, buffer mgmt, copies, events
- Latency = time to move bits from source to dest
 - comm assist, topology, routing, congestion
- Transfer time = time through bottleneck
 - comm assist, links, congestions
- · Overlap = portion overlapped with useful work
 - comm assist, comm operations, processor design

ECE666. Spring 2005 (72) © Mithuna Thottethodi, 2005

Summary

- Motivation & Applications
 Theory, History, & A Generic Parallel Machine
 Programming Models

 Shared Memory
 Message Passing
 Data Parallel
- · Issues in Programming Models
 - Function: naming, operations, & ordering Performance: latency, bandwidth, etc.
- Reading: Chapter 1
 Read up on real machines

ECE666, Spring 2005

(73)

© Mithuna Thottethodi, 2005