Code generation and local optimization

Generating assembly

- How do we convert from three-address code to assembly?
 - Seems easy! But easy solutions may not be the best option
- What we will cover:
 - Peephole optimizations
 - Address mode selection
 - "Local" common subexpression elimination
 - "Local" register allocation
 - More complex code generation

Wednesday, March 2, 2011

Wednesday, March 2, 2011

Naïve approach

- "Macro-expansion"
 - Treat each 3AC instruction separately, generate code in isolation

Why is this bad? (II)

MUL A, 4, B

LD A, R I

MOV 4, R2

MUL R I, R2, R3


ST R3, B

Wednesday, March 2, 2011

Wednesday, March 2, 2011

Why is this bad? (II)

Why is this bad? (II)




Too many instructions Should use a different instruction type Too many instructions Should use a different instruction type

Wednesday, March 2, 2011

Why is this bad? (II)


ADD A, B, C ADD A, B, C LD A, RI LD B, R2 ADD RI, R2, R3 ST R3, C LD A, RI LD B, R2 ADD RI, R2, R3 ST R3, C ADD RI, R2, R3 ST R3, C LD C, R4 LD A, R5 ADD R4, R5, R6 ST R6, E

Why is this bad? (II)




Wednesday, March 2, 2011 Wednesday, March 2, 2011

Why is this bad? (II)




Why is this bad? (III)



Wednesday, March 2, 2011 Wednesday, March 2, 2011

Why is this bad? (III)




How do we address this?

- Several techniques to improve performance of generated code
 - Address mode selection to choose better instructions
 - Peephole optimizations to remove redundant instructions
 - Common subexpression elimination to remove redundant computation
 - Register allocation to reduce number of registers used

Wednesday, March 2, 2011 Wednesday, March 2, 2011

Address mode selection

 Even a simple instruction may have a large set of possible address modes and combinations



• Dozens of potential combinations!

More choices for address mode

- Auto increment/decrement (especially common in embedded processors as in DSPs)
 - e.g., load from this address and increment it
 - Why is this useful?
- Three-address instructions
- Specialized registers (condition registers, floating point registers, etc.)
- "Free" addition in indexed mode
 MOV (R1)offset R2
 - Why is this useful?

Wednesday, March 2, 2011

Wednesday, March 2, 2011

Peephole optimizations

- Simple optimizations that can be performed by pattern matching
 - Intuitively, look through a "peephole" at a small segment of code and replace it with something better
 - Example: if code generator sees ST R X; LD X R, eliminate load
- Can recognize sequences of instructions that can be performed by single instructions

```
LDI R1 R2; ADD R1 4 R1 replaced by

LDINC R1 R2 4 //load from address in R1 then inc by 4
```

Peephole optimizations

Constant folding

```
ADD lit1, lit2, Rx \longrightarrow MOV lit1 + lit2, Rx MOV lit1, Rx ADD li2, Rx, Ry \longrightarrow MOV lit1 + lit2, Ry
```

Strength reduction

```
MUL operand, 2, Rx \longrightarrow SHIFTL operand, 1, Rx DIV operand, 4, Rx \longrightarrow SHIFTR operand, 2, Rx
```

Null sequences

```
MUL operand, 1, Rx \longrightarrow MOV operand, Rx ADD operand, 0, Rx \longrightarrow MOV operand, Rx
```

Wednesday, March 2, 2011

Wednesday, March 2, 2011

Peephole optimizations

Combine operations

Simplifying

```
SUB operand, 0, Rx \longrightarrow NEG Rx
```

Special cases (taking advantage of ++/--)
 ADD 1, Rx, Rx
 → INC Rx
 SUB Rx, 1, Rx
 → DEC Rx

• Address mode operations

```
MOV A R1 
ADD \emptyset(R1) R2 R3 \longrightarrow ADD @A R2 R3
```

Common subexpression elimination

 Goal: remove redundant computation, don't calculate the same expression multiple times

```
I:A = B + C * D

Keep the result of statement I in a

2: E = B + C * D

temporary and reuse for statement 2
```

 Difficulty: how do we know when the same expression will produce the same result?

```
I:A = B + C * D

B is "killed." Any expression using B is

no longer "available," so we cannot reuse the result of statement I for statement 3
```

 This becomes harder with pointers (i.e., how do we know when B is killed?)

Wednesday, March 2, 2011

Common subexpression elimination

- Two varieties of common subexpression elimination (CSE)
- Local: within a single basic block
 - Easier problem to solve (why?)
- Global: within a single procedure or across the whole program
 - Intra- vs. inter-procedural
 - More powerful, but harder (why?)
 - Will come back to these sorts of "global" optimizations later

CSE in practice

- · Idea: keep track of which expressions are "available" during the execution of a basic block
 - Which expressions have we already computed?
 - Issue: determining when an expression is no longer available
 - This happens when one of its components is assigned to, or "killed."
- Idea: when we see an expression that is already available, rather than generating code, copy the temporary
 - Issue: determining when two expressions are the same

Wednesday, March 2, 2011

Wednesday, March 2, 2011

Maintaining available expressions

- For each 3AC operation in a basic block
 - Create name for expression (based on lexical representation)
 - If name not in available expression set, generate code, add it to set
 - Track temporary that holds expression and any variables used to compute expression
 - If name in available expression set, generate move instruction
 - If operation assigns to a variable, kill all dependent expressions

Example

Three address code

+ A B T1 + T1 C T2

+ A B T3

+ T1 T2 C

+ T1 C T4 + T3 T2 D

Available expressions:

Wednesday, March 2, 2011

Wednesday, March 2, 2011

Example

Three address code

+ A B T1 + T1 C T2

+ A B T3

+ T1 T2 C

+ T1 C T4 + T3 T2 D

Available expressions: "A+B"

Generated code

ADD A B R1

+ T1 C T2

+ T1 T2 C

Available expressions: "A+B" "T1+C"

Example

Three address code

+ A B T1

+ A B T3

+ T1 C T4

+ T3 T2 D

Wednesday, March 2, 2011

Wednesday, March 2, 2011

Generated code

Generated code

ADD A B R1 ADD R1 C R2

Example

Example

Three address code

- + A B T1
- + T1 C T2 + A B T3
- + T1 T2 C
- + T1 C T4 + T3 T2 D

Available expressions: "A+B" "T1+C"

Generated code

ADD A B R1 ADD R1 C R2 MOV R1 R3

Three address code

- + A B T1 + T1 C T2
- + A B T3 + T1 T2 C
- + T1 C T4 + T3 T2 D

Generated code

ADD A B R1 ADD R1 C R2 MOV R1 R3

ADD R1 R2 R5; ST R5 C

Available expressions: "A+B" "T1+C" "T1+T2"

Wednesday, March 2, 2011

Wednesday, March 2, 2011

Example

ADD A B R1 ADD R1 C R2 MOV R1 R3

ADD R1 C R4

Example

Three address code

- + A B T1 + T1 C T2
- + A B T3
- + T1 T2 C + T1 C T4

+ T3 T2 D

Generated code

ADD R1 R2 R5; ST R5 C

Three address code

+ A B T1 + T1 C T2 + A B T3 + T1 T2 C + T1 C T4

+ T3 T2 D

Generated code

ADD A B R1 ADD R1 C R2 MOV R1 R3 ADD R1 R2 R5; ST R5 C ADD R1 C R4

ADD R3 R2 R6; ST R6 D

Available expressions: "A+B" "T1+T2" "T1+C"

Available expressions: "A+B" "T1+T2" "T1+C" "T3+T2"

Wednesday, March 2, 2011

Wednesday, March 2, 2011

Downsides

• What are some downsides to this approach? Consider the two highlighted operations

Three address code

- + A B T1
- + T1 C T2 + A B T3
- + T1 T2 C + T1 C T4
- + T3 T2 D

Generated code

ADD A B R1 ADD R1 C R2 MOV R1 R3

ADD R1 R2 R5; ST R5 C ADD R1 C R4

ADD R3 R2 R6; ST R6 D

Downsides

• What are some downsides to this approach? Consider the two highlighted operations

Three address code

- + A B T1 + T1 C T2
- + A B T3
- + T1 T2 C
- + T1 C T4 + T3 T2 D

Generated code

ADD A B R1 ADD R1 C R2 MOV R1 R3 ADD R1 R2 R5; ST R5 C ADD R1 C R4 ST R5 D

• This can be handled by an optimization called value numbering, which we will not cover now (although we may get to it later)

Wednesday, March 2, 2011

Aliasing

- One of the biggest problems in compiler analysis is to recognize aliases – different names for the same location in memory
- Aliases can occur for many reasons
 - Pointers referring to same location, arrays referencing the same element, function calls passing the same reference in two arguments, explicit storage overlapping (unions)
- Upshot: when talking about "live" and "killed" values in optimizations like CSE, we're talking about particular variable names
- In the presence of aliasing, we may not know which variables get killed when a location is written to

Memory disambiguation

- Most compiler analyses rely on memory disambiguation
 - Otherwise, they need to be too conservative and are not useful
- Memory disambiguation is the problem of determining whether two references point to the same memory location
 - Points-to and alias analyses try to solve this
 - Will cover basic pointer analyses in a later lecture

Wednesday, March 2, 2011 Wednesday, March 2, 2011

Register allocation

- Simple code generation: use a register for each temporary variable, load from a variable on each read, store to a variable at each write
- Problems
 - Real machines have a limited number of registers one register per temporary may be too many
 - Loading from and storing to variables on each use may produce a lot of redundant loads and stores
- Goal: allocate registers to variables and temporaries to do two things
 - Eliminate loads and stores
 - Minimize register spills

Register allocation basics

- One approach: assume all variables are in memory, load into registers as needed
- Alternate approach: start with unlimited pool of virtual registers
 - Whenever a new register is needed (e.g., a new temporary is created, a variables is loaded, etc.) create a new virtual register
 - No re-use of registers
- Need to worry about aliasing

//a and b are aliased

LD a R1

LD b R2

 Wednesday, March 2, 2011
 Wednesday, March 2, 2011

Dealing with aliasing

- Immediately before loading a variable x
 - For each variable aliased to x that is already in a register, save it to memory (i.e., perform a store)
 - This ensures that we load the right value
- Immediately before storing a variable x
 - For each register associated with a variable aliased to x, mark it as invalid
 - So next time we use the variable, we will reload it
- Conservative approach: assume all variables are aliased (in other words, reload from memory on each read, store to memory on each write)
 - Better alias analysis can improve this
 - At subroutine boundaries, still often use conservative analysis

Global vs. local

- Same distinction as global vs. local CSE
 - Local register allocation is for a single basic block
 - Global register allocation is for an entire function (but not interprocedural – why?)
- Will cover some local allocation strategies now, global allocation later

Wednesday, March 2, 2011 Wednesday, March 2, 2011

Top-down register allocation

- For each basic block
 - Find the number of references of each variable
 - Assign registers to variables with the most references
- Details
 - Keep some registers free for operations on unassigned variables and spilling
 - Store dirty registers at the end of BB (i.e., registers which have variables assigned to them)
 - Do not need to do this for temporaries (why?)

Bottom-up register allocation

```
For each tuple op A B C in a BB, do R_x = ensure(A) \\ R_y = ensure(B) \\ if A dead after this tuple, free(R_x) \\ if B dead after this tuple, free(R_y) \\ R_z = allocate(C) //could use <math>R_x or R_y mark R_z dirty

At end of BB, for each dirty register generate code to store register into appropriate variable
```

We will present this as if A, B, C are variables in memory.
 Can be modified to assume that A, B and C are in virtual registers, instead

Wednesday, March 2, 2011

Wednesday, March 2, 2011

Bottom-up register allocation

ensure(opr)
if opr is already in register r
return r
else
r = allocate(opr)
generate load from opr into r

ree(r)

if r is marked dirty

generate store

mark r as free

allocate(opr)
if there is a free r
choose r
else
choose r with most distant use
free(r)
mark r associated with opr
return r

- Requires calculating def-use chains
- Easy to calculate within a BB:
 - Start at end of block, all variables marked dead
 - When a variable is used, mark as live, record use
 - When a variable is defined, record def, variable dead above this
 - Creates chains linking uses of variables to where they were defined
- We will discuss how to calculate this across BBs later

Example

• Perform register allocation for this code:

```
1: LD A, T1
2: LD B, T2
3: LD C, T3
4: T4 = T1 * T2
5: T5 = T1 + T3
6: LD D, T6
7: T7 = T2 + T5;
8: T8 = T6 + T7;
9: T9 = T1 + T7;
10: ST T9, A
```

Wednesday, March 2, 2011

Wednesday, March 2, 2011

Example

• First determine liveness

```
1: LD A, T1
2: LD B, T2
3: LD C, T3
4: T4 = T1 * T2
5: T5 = T1 + T3
6: LD D, T6
7: T7 = T2 + T5;
8: T8 = T6 + T7;
9: T9 = T1 + T7;
10: ST T9, A

1: {T1}
2: {T1}
2: {T1}, T2
3: {T1, T2, T3}
4: {T1, T2, T3}
5: {T1, T2, T5}
6: {T1, T2, T5}, T6}
7: {T1, T6, T7}
8: {T1, T7}
9: {T9}
10: {T1}
```

Example

Then determine register allocation

1:	LD A, T1	
2:	LD B, T2	
3:	LD C, T3	
4:	T4 = T1	* T2
5:	T5 = T1 -	+ T3
6:	LD D, T6	
7:	T7 = T2	+ T5;
8:	T8 = T6 -	+ T7;
9:	T9 = T1 -	+ T7;
10:	ST T9, A	

Inst	R1	R2	R3
1			
2			
3			
4			
5			
6			
7			
8			
9			
10			

Example

• Then determine register allocation

1:	LD	A, T1
2:	LD	B, T2
3:	LD	C, T3
4:	T4	= T1 * T2
5:	T5	= T1 + T3
6:	LD	D, T6
7:	T7	= T2 + T5;
8:	T8	= T6 + T7;
9:	T9	= T1 + T7;
10:	ST	T9, A

Inst	R1	R2	R3
1	T1		
2	T1	T2	
3	T1	T2	Т3
4	T1		Т3
5	T1	T5	
6	T1	T5	T6
7	T7		T6
8	T7		
9	Т9		
10			

Allocation considerations

- Use register coloring to perform global register allocation
 - Will see this next
- Find right order of optimizations and register allocation
 - Peephole optimizations can reduce register pressure, can make allocation better
 - CSE can actually increase register pressure
 - Different orders of optimization produce different results
- Register allocation still an open research area
 - For example, how to do allocation for IIT compilers

Wednesday, March 2, 2011

Wednesday, March 2, 2011

Context-sensitive Code Generation

Generating code from IR trees.

Idea:



if evaluating R takes more registers than L, it is better to

- evaluate R
- save result in a register
- evaluate L
- do the (binary) operation

This is because result of R takes a register


Determining Register Needs

Assuming both register-to-register and storage-to register instructions



For ID nodes (these are leaf nodes):

- left: 1 register
- right: 0 registers (use op from memory)



Register need of the combined tree:

- I +1
- if R = L
- max(R,L), if $R \neq L$

Wednesday, March 2, 2011

Wednesday, March 2, 2011

Algorithm for Code Generation Using Register-Need Annotations

Recursive tree algorithm. Each step leaves result in R1 (R1 is the first register in the list of available registers)



Case 1: right branch is an ID:

• generate code for left branch

• generate OP ID,R1 (op,R1,ID,R1)



Case 2: min(L,R) >= max available registers:

- generate code for right branch
- spill R1 into a temporary T
- generate code for left branch
- generate OP T,R1

Tree Code Generation continued

Remaining cases: at least one branch needs fewer registers than available



min(R,L) < available regs Case 3: R < max available registers:


- generate code for left branch
- remove first register (R1) from available register list
- generate code for right branch (result in R2)
- generate OP R2,R1

Case 4: L < max available registers:

- temporarily swap R1 and R2
- generate code for right branch
- remove first register (R2) from available register list
- generate code for left branch (result in R1)
- generate OP R2,R1

Wednesday, March 2, 2011 Wednesday, March 2, 2011

Example Tree Code Generation



	R1 holds	R2 holds	
Load C,R2		С	
Add D,R2		C+D	
Load E,R1	E	C+D	
Mult F,R1	E*F	C+D	
Add R1,R2		C+D+E*F	
Load A,R1	Α	C+D+E*F	
Sub B,R1	A-B	C+D+E*F	
Add R2,R1	A-B+C+D+	E*F	

Note: life gets more interesting if some of the leaves are reused/across trees