

Practice Quiz 7

The ispLever-Generated Reports below apply to the questions on this quiz:

CHIP REPORT:		REDUCED EQUATION REPORT:					
		P-Terms	Fan-in	Fan-out	Type	Name (attributes)	
X = B&D&!A&C # !B&!D&!A&C # B&D&A&!C # !B&!D&A&!C;		4/4	4	1	Pin	X	
Y = B&D # A&C # !A&!C;		3/4	4	1	Pin	Y	
<hr/>							
		7/8	Best P-Term Total: 7 Total Pins: 6 Total Nodes: 0 Average P-Term/Output: 3				
<i>best P-term total</i>					ispLEVER operators: AND - & OR - # NOT - ! XOR - \$		
Positive-Polarity Equations: $X = !B \cdot D \cdot A \cdot C \# B \cdot D \cdot A \cdot \bar{C} \# !B \cdot \bar{D} \cdot \bar{A} \cdot C \# B \cdot \bar{D} \cdot \bar{A} \cdot \bar{C}$; $Y = B \cdot D \# !A \cdot C \# A \cdot C$; Reverse-Polarity Equations: $\bar{X} = B \cdot \bar{D} \# !B \cdot D \# !A \cdot \bar{C} \# A \cdot C$; $\bar{Y} = !D \cdot A \cdot C \# !B \cdot \bar{A} \cdot \bar{C} \# !D \cdot \bar{A} \cdot C \# !B \cdot \bar{A} \cdot \bar{C}$;							

- The **fitter program** chose the **following form(s)** of the reduced equations to burn into the PLD:
 - (A) the positive polarity forms of both X and Y
 - (B) the reverse polarity forms of both X and Y
 - (C) the positive polarity form of X and the reverse polarity form of Y
 - (D) the reverse polarity form of X and the positive polarity form of Y
 - (E) none of the above

match chip report to reduced equation report
- The **total number of P terms** used by this Verilog program is:
 - (A) 3
 - (B) 4
 - (C) 7
 - (D) 8
 - (E) none of these
- A possible **Verilog source form** of the equation for X is:
 - (A) $X = (B \wedge D) \& (A \sim \wedge C)$;
 - (B) $X = (B \wedge D) \mid (A \sim \wedge C)$;
 - (C) $X = (B \sim \wedge D) \& (A \wedge C)$;
 - (D) $X = (B \sim \wedge D) \mid (A \wedge C)$;
 - (E) none of the above
- A possible **Verilog source form** of the equation for Y is:
 - (A) $Y = (A \wedge C) \mid (B \wedge D)$;
 - (B) $Y = (A \sim \wedge C) \mid (B \wedge D)$;
 - (C) $Y = (\sim A \wedge \sim C) \mid (B \wedge D)$;
 - (D) $Y = (A \sim \wedge C) \& (B \mid D)$;
 - (E) none of the above
- The **order** in which dataflow equations appear in Verilog program **does not matter**.
 - (A) true
 - (B) false