

## Practice Quiz 7

The ispLever-Generated Reports below apply to the questions on this quiz:

CHIP REPORT:		REDUCED EQUATION REPORT:	
<pre>X = B&amp;D&amp;!A&amp;C # !B&amp;!D&amp;!A&amp;C   # B&amp;D&amp;A&amp;!C # !B&amp;!D&amp;A&amp;!C; Y = B&amp;D # A&amp;C # !A&amp;!C;</pre>		<pre>P-Terms   Fan-in  Fan-out  Type  Name (attributes) -----   4/4      4        1      Pin   X   3/4      4        1      Pin   Y =====   7/8                      Best P-Term Total: 7                               Total Pins: 6                               Total Nodes: 0                               Average P-Term/Output: 3</pre>	
		<pre>Positive-Polarity Equations: X = !B&amp;!D&amp;A&amp;!C # B&amp;D&amp;A&amp;!C # !B&amp;!D&amp;!A&amp;C # B&amp;D&amp;!A&amp;C; Y = B&amp;D # !A&amp;!C # A&amp;C;  Reverse-Polarity Equations: !X = B&amp;!D # !B&amp;D # !A&amp;!C # A&amp;C; !Y = !D&amp;A&amp;!C # !B&amp;A&amp;!C # !D&amp;!A&amp;C # !B&amp;!A&amp;C;</pre>	

ispLEVER operators:  
AND - & OR - #  
NOT - ! XOR - \$

- The **fitter program** chose the **following form(s)** of the reduced equations to burn into the PLD:
  - the positive polarity forms of both X and Y
  - the reverse polarity forms of both X and Y
  - the positive polarity form of X and the reverse polarity form of Y
  - the reverse polarity form of X and the positive polarity form of Y
  - none of the above
- The **total number of P terms** used by this Verilog program is:
  - 3
  - 4
  - 7
  - 8
  - none of these
- A possible **Verilog source form** of the equation for **X** is:
  - $X = (B \wedge D) \& (A \sim \wedge C);$
  - $X = (B \wedge D) \mid (A \sim \wedge C);$
  - $X = (B \sim \wedge D) \& (A \wedge C);$
  - $X = (B \sim \wedge D) \mid (A \wedge C);$
  - none of the above
- A possible **Verilog source form** of the equation for **Y** is:
  - $Y = (A \wedge C) \mid (B \& D);$
  - $Y = (A \sim \wedge C) \mid (B \& D);$
  - $Y = (\sim A \wedge \sim C) \mid (B \& D);$
  - $Y = (A \sim \wedge C) \& (B \mid D);$
  - none of the above
- The **order** in which dataflow equations appear in Verilog program **does not matter**.
  - true
  - false