

Practice Quiz 2

Closed Book and Notes

- The **direction that current flows** between the drain (D) and source (S) of N-channel and P-channel MOSFETS is as follows:
 - N-channel: D→S; P-channel: S→D
 - N-channel: S→D; P-channel: D→S
 - N-channel: D→S; P-channel: D→S
 - N-channel: S→D; P-channel: S→D
 - none of the above
- For most CMOS logic families, the **maximum acceptable V_{IL}** is:
 - 10% of the power supply voltage
 - 30% of the power supply voltage
 - 50% of the power supply voltage
 - 70% of the power supply voltage
 - 90% of the power supply voltage
- For most CMOS logic families, the **switching threshold** is:
 - 10% of the power supply voltage
 - 30% of the power supply voltage
 - 50% of the power supply voltage
 - 70% of the power supply voltage
 - 90% of the power supply voltage
- When **A = 0 V** and **B = 5 V**, the potential at **Vout** will be:
 - 0.00 V
 - 1.25 V
 - 2.50 V
 - 5.00 V
 - none of the above
- When **A = 5 V** and **B = 0 V**, the amount of power dissipated by this circuit is:
 - 5 μ W
 - 25 μ W
 - 50 mW
 - 250 mW
 - none of the above

