

#### Glossary of Common Terms

- **DISCRETE LOGIC a circuit constructed using small-scale integrated (SSI) and medium-scale integrated (MSI) logic devices (NAND gates, decoders, multiplexers, etc.)**
- **PROGRAMMABLE LOGIC DEVICE (PLD) – an integrated circuit onto which a generic logic circuit can be programmed (and subsequently erased and re-programmed)**
- **GENERIC ARRAY LOGIC (GAL) a (legacy) flash memory based PLD, which is typically erased and re-programmed out-of-circuit**
- **COMPLEX PLD (CPLD) large flash memory based PLD that is programmable in-circuit**





### Glossary of Common Terms

- **isp (IN-SYSTEM PROGRAMMING) prefix used on CPLDs that can be erased and re-programmed in-circuit**
- **FIELD PROGRAMMABLE GATE ARRAY (FPGA) an SRAM-based PLD that can be programmed in-circuit (no need to "erase" since SRAM-based)**
- **ADVANCED BOOLEAN EXPRESSION LANGUAGE (ABEL) – a "classic" hardware description language (HDL) for specifying the behavior of PLDs**
- **VHDL and VERILOG advanced hardware simulation and description languages**



 $d,$   $clk;$ ys @(posedge(clk)) q=d;

#### Module 2

- **Learning Outcome: "An ability to analyze and design binational lo**
- **A. Combinational Circuit Analysis and Synthesis**
- **B. Mapping and Minimization C. Timing Hazards**
- 
- **D. XOR/XNOR Functions**
- **E. Programmable Logic Devices**
- 
- 
- **F. Hardware Description Languages G. Combinational Building Blocks: Decoders H. Combinational Building Blocks: Encoders and Tri-State Outputs I. Combinational Building Blocks: Multiplexers**
- 
- **J. Top Level Modules**



#### Reading Assignment: *DDPP* 4th Ed. pp. 196-210, 5th Ed, pp. 100-117

Learning Objectives:

- **Identify minterms (product terms) and maxterms (sum terms)**
- **List the standard forms for expressing a logic function and give an example of each: sum-of-products (SoP), product-of-sums (PoS), ON set, OFF set**
- **Analyze the functional behavior of a logic circuit by constructing a truth table that lists the relationship between input variable combinations and the output variable**
- **Transform a logic circuit from one set of symbols to another through graphical application of DeMorgan's Law**
- **Realize a combinational function directly using basic gates (NOT, AND, OR, NAND, NOR)**

#### Outline

- **Overview**
- **Definitions**
- **Minterm identification**
- **Maxterm identification**
- **ON Sets and OFF sets**
- **Combinational circuit analysis**
- **Equivalent symbols**
- **Combinational circuit synthesis**

#### **Overview**

- **We** *analyze* **a combinational logic circuit by obtaining a**  *formal description* **of its logic function Once we have a description of the logic function, we can:**
- **determine the behavior of the circuit for various input**
- **combinations** – **manipulate an algebraic description to suggest different circuit structures**
- 
- 
- transform an algebraic description into a standard form<br>(e.g., sum-of-products for PLD implementation)<br>- use an algebraic description of the circuit's functional<br>behavior in the analysis of a larger system that<br>includes

#### **Definitions**

- **Definition: A** *combinational logic circuit* **is one whose output depend only on its** *current combination of input values (or "input combination")*
- **Definition: A** *logic function* **is the** *assignment* **of "0" or "1" to each possible combination of its input variables**



#### **Definitions**

- **Definition: A** *literal* **is a variable or the complement of a variable**
- **Definition: A** *product term* **is a single literal or a logical product of two or more literals**
- **Definition: A** *sum-of-products expression* **is a logical sum of product terms**
- **Definition: A** *sum term* **is a single literal or a logical sum of two or more literals**
- **Definition: A** *product-of-sums expression* **is a logical product of sum terms**

# Examples **W, X, Y** *Literals* **W X Z** *Product Term* **X Y + W Z** *Sum of Products Expression* **X + Y + Z** *Sum Term* **(X + Y) (W + Z)** *Product of Sums Expression*

#### Definitions

- **Definition: A** *normal term* **is a product or sum term in which no variable appears more than once**
- **Definition: An n-variable** *minterm* **is a normal product term with n literals**
- **Definition: An n-variable** *maxterm* **is a normal sum term with n literals**
- **Definition: The** *canonical* **sum of a logic function is a sum of minterms corresponding to input combinations for which the function produces a "1" output**
- **Definition: The** *canonical* **product of a logic function is a product of maximum is corresponding to input combinations for which the function produces a "0" output**





#### ON Sets and OFF Sets

- **Definition: The minterm list that "turns on" an output function is called the** *on set*
- $\bullet$  **Example:**  $\sum_{X,Y,Z} (0,1,2,3)$

**Indicates "sum" (of products)**

- **Definition: The maxterm list that "turns off" an output function is called the** *off set*
- **Example: X,Y,Z(4,5,6,7)**
	- **Indicates "product" (of sums)**



















































**44**

#### 1. A **NOR** gate is **logically equivalent** to: **A.** an AND gate with inverted inputs

- **B.** an OR gate with inverted inputs
- **C.** a NAND gate with inverted inputs
- **D.** a NOR gate with inverted inputs
- **E.** none of the above

#### 2. An **OR** gate is **logically equivalent** to:

- **A.** an AND gate with inverted inputs
- **B.** an OR gate with inverted inputs **C.** a NAND gate with inverted inputs
- **D.** a NOR gate with inverted inputs
- **E.** none of the above



**43**

**45**

### Combinational Synthesis

- **The starting point for designing a combinational logic circuit is usually a** *word description* **of a problem**
- **Example:** *Design a 4-bit prime number detector* **(or,**  *Given a 4-bit input combination M = N3N2N1N0, design a function that produces a "1" output for M = 1, 2, 3, 5, 7, 11, 13 and a "0" output for all other numbers***)**

 $f$  (N3,N2,N1,N0) =  $\Sigma$ N3,N2,N1,N0(1,2,3,5,7,11,13)



**Purdue IM:PACT\*** Spring 2019 E

### Thought Questions

- **How do we know if a given realization of a function is "best" in terms of:**
	- **speed (propagation delay)**
- **cost** 
	- **total number of gates** • **total number of gate inputs (fan-in)**
- **Need two things:**
	- **a way to transform a logic function to its simplest form**
	- **("minimization")**
	- **a way to calculate the "cost" of different realizations of a given function in order to compare them**

**? Introduction to Digital System Design** *truction Matters: Purdue Academic Course Transformation* **Module 2-B Mapping and Minimization**

#### Reading Assignment:

*DDPP* 4th Ed. pp. 210-222, 5th Ed. pp. 117-125

Learning Objectives:

- **Draw a Karnaugh Map ("K-map") for a 2-, 3-, 4-, or 5-variable logic function**
- **List the assumptions underlying function minimization**
- **Identify the prime implicants ("PI"), essential PI, and non-essential PI of a function depicted on a K-map**
- **Use a K-map to minimize a logic function (including those that are incompletely specified) and express it in either minimal SoP or PoS form**
- **Use a K-map to convert a function from one standard form to another**
- **Calculate and compare the cost (based on the total number of gate inputs plus the number of gate outputs) of minimal SoP and PoS realizations of a given function**
- **Realize a function depicted on a K-map as a two-level NAND circuit, two-level NOR circuit, or as an open-drain NAND/wired-AND circuit**

### **Outline**

- **Overview**
- **Representation of logic functions using K-maps**
- **Minimization of logic functions using**
- **K-maps NAND-Wired AND configuration**
- **Incompletely specified functions** – **where they occur**
	- **how to minimize them**

#### **Overview**

- **Minimization is an important step in both ASIC**  *(application specific integrated circuit)* **design and in PLD-based** *(programmable logic device)* **design**
- **Extra gates and gate inputs require** *more chip area* **("real estate") and thereby** *increase cost and power consumption*
- Canonical sum and product expressions (which<br>can be determined "directly" from a truth table) are<br>particularly expensive because the *number of*<br>*minterms [maxterms] grows exponentially* with the<br>number of variables

#### **Overview**

- **Minimization reduces the cost of two-level AND-OR, OR-AND, NAND-NAND, NOR-NOR circuits by:**
	- **minimizing the number of first-level gates**
	- **minimizing the number of inputs on each first-level gate** – **minimizing the number of inputs on the second-level**
- **gate Most minimization methods are based on a generalization**
- **of the Combining Theorems (T10 and T10):**

**Expression X + Expression X = Expression** 

**Takeaway:** *The fundamental basis of logic minimization is the COMBINING THEOREM*



#### **Overview**

- **Limitations of minimization methods**
- **no restriction on** *fan-in* **is assumed (i.e., the total number of inputs a gate can have is assumed to be "infinite")**
- **minimization of a function of more than 4 or 5 variables is** *not practical* **to do "by hand" (a computer program must be used!)**
- **both** *true and complemented* **versions of all input variables are assumed to be readily available (i.e., the cost of input inverters is not considered)**

**This latter assumption is very appropriate for**  *PLD-based* **design, but often violated in** *gate-level* **and** *ASIC-based* **design** 

#### Karnaugh Maps

- **A Karnaugh map (or "K-map") is a graphical representation of a logic function's truth table**
- **The map for an n-variable logic function is an array with 2<sup>n</sup> cells, one for each possible input combination (minterm)**



#### Karnaugh Maps

- **Several things to note concerning K-maps:**
	- **the small number in the corner of each square indicates the** *minterm number*
	- **the entries in the squares correspond to the "on set" of the function**
	- **the labels are placed in such a way that the minterms on any pair of adjacent squares** *differ by only one literal*
	- **the sides of the map are considered to be** *contiguous*
	- adjacent, like squares may be combined in groups of<br>2<sup>k</sup> to *reduce* the number of product terms in an<br>expression (a grouping of 2<sup>k</sup> squares will eliminate k **variables) <sup>58</sup>**















#### Minimization

 **Definition: A** *minimal sum* **of a logic function** *f* **is a**   $\frac{1}{2}$  sum-of-products expression for  $\bar{f}$  such that no sum**of-products expression for** *f* **has fewer product terms, and any sum-of-products expression with the same number of product terms has at least as many literals Translation: The** *minimal sum* **has the fewest possible product terms (first-level gates / second-level gate inputs) and the fewest possible literals (first-level gate inputs)**

### Minimization

- **Definition: A logic function** *p implies* **a logic function**  $f$  if for every input combination such that  $p = 1$ , then  $f$  = 1 also (i.e., if  $p$  implies  $f$  , then  $f$  is 1 for every input combination that  $p$  is 1, and maybe some more  $-$  or "f covers p")
- <u>Definition</u>: A *prime implicant* of an n-variable logic<br>function  $f$  is a normal product term P that implies  $f$ ,<br>such that if any literal is removed from P, then the **resulting product term does not imply** *f*

# Minimization

 **Translation: A** *prime implicant* **is the** *largest possible grouping* **of size 2<sup>k</sup> adjacent, like squares**



#### **Minimization**

- **Prime Implicant Theorem:** *A minimal sum is a sum of prime implicants* **(i.e., to find a minimal sum, we need not consider any product terms that are not prime implicants)**
- **Definition: An** *essential prime implicant* **has at least one square in the grouping** *not shared* **by another prime implicant, i.e., it has at least one "unique" square, called a**  *distinguished 1-cell*
- **Definition: A** *non-essential prime implicant* **is a grouping with no unique squares**
- **Definition: The** *cost criterion* **we will use is that** *gate inputs and outputs are of equal cost*

**COST = No. of Gate Inputs + No. of Gate Outputs <sup>73</sup>**

Minimization Procedure **STEP 1: Circle all the prime implicants 0 4 12 8 1 5 13 9 3 7 15 11 1 0 W W Y Y Z Z 0 0 1 0 0 1 1 0 0 0**

**Z**

**2 6 14 10**

**0**

**0 1**

**1**

**X X X**



#### Minimization Procedure

**STEP 2: Note the essential prime implicants**





#### Minimization Procedure

 **STEP 3: If there are still any uncovered squares,**  include





























### Minimization Procedure

**Exercise: Find a minimal sum-of-products expression for the function mapped below**



# Minimization Procedure



**essential prime implicants**



# © 2019 by D. G. Meyer 16





### Minimization: Product-of-Sums

**X X X**

 **Group** *zeroes* **to get a minimum sum-of-products expression for** *f* **0 4 12 8 1 5 13 9 3 7 15 11 2 6 14 10 W W Y Y Z Z Z 0 0 1 1 0**  $\frac{1}{1}$   $\frac{1}{1}$ **0 0 1 1 0 1 0 0 1 Find essential prime implicants of** *f*

















**106**







### Incompletely Specified Functions

- **There are some logic functions that do not assign a specific binary output value (0/1) to each of the 2<sup>n</sup> input combinations**
- **Since there are essentially some** *unused combinations***, these functions are referred to as**  *incompletely specified functions*
- **The unused combinations are often called** *don't cares* **or the** *d-set*
- **Example: Binary Coded Decimal (BCD), where 4 binary digits are used to represent a decimal digit (0 9)10 – here there are 6** *unused combinations* **(1010 - 1111)2**



### Incompletely Specified Functions

- **To minimize an incompletely specified function, we modify the procedure for circling sets of 1's (prime implicants) as follows:**
	- **allow d's to be included when circling sets of 1's, to make the sets as large as possible**
	- **do** *not* **circle any sets that contain** *only* **d's**
	- **look for distinguished 1-cells only,** *not*

**Most hardware description languages (HDL) provide a means for the designer to specify** *don't care* **inputs**





# Incompletely Specified Functions

**Example: Find a minimal** *sum-of-products* **expression for the function mapped below**





**122**













#### Reading Assignment: *DDPP* 4th Ed. pp. 224-229, 5th Ed. pp. 122-126

#### Learning Objectives:

- **Define and identify static-0, static-1, and dynamic hazards Describe how a static hazard can be eliminated using**
- **consensus terms Describe a circuit that takes advantage of the existence of hazards and analyze its behavior**
- **Draw a timing chart that depicts the input-output relationship of a combinational circuit**

### **Outline**

- **Timing hazards** –**Static**
	- **Dynamic**
- **Elimination of timing hazards**
- **Clever utilization of timing hazards**
- **Designing hazard-free circuits**

#### Timing Hazards

- **The combinational circuit analysis methods described thus far** *ignore* **propagation delay and predict only the** *steady state behavior*
- **Gate propagation delay may cause the transient behavior of logic circuit to** *differ* **from that predicted by steady state analysis**
- **A circuit's output may produce a** *short pulse* **(often called a** *glitch***) at time when steady state analysis predicts the output should not change**
- **A** *hazard* **is said to exist when a circuit has the possibility of producing such a glitch**

#### Timing Hazards: Static 1

 **Definition: A static-1 hazard is a** *pair of input combinations* **that: (a) differ in only one input variable and (b) both produce a "1" output, such that it is possible for a momentary "0" output to occur during a transition in the differing input variable**





#### Timing Hazards

- **A K-map can be used to detect static hazards in a two-level sum-of-products or product-of-sums circuit**
- **Important: The existence or nonexistence of static hazards depends on the** *circuit design* **(i.e.,** *realization***) of a logic function**
- **A properly designed two-level sum-of-products (AND-OR) circuit has no static-0 hazards but** *may* **have static-1 hazards**
- **Existence of static-1 hazards can be** *predicted* **from a K-map**



#### Timing Hazards

 **Solution: Include an extra product term (AND gate) to cover the hazardous input pair**



#### Timing Hazards

- **A** *dynamic hazard* **is the possibility of an output changing** *more than once* **as the result of a single input transition**
- **Multiple output transitions can occur if there are**  *multiple paths* **with** *different delays* **from the changing input to the changing output**



### Timing Hazards

**Important: Not all hazards are hazardous – in fact, some can be quite useful! Consider the case in which we would like to detect a low-to-high transition (the "leading edge") of a logic signal**



#### Designing Hazard-Free Circuits

- *Very few* **practical applications require the design of hazard-free combinational circuits (e.g., feedback sequential circuits)**
- **Techniques for finding hazards in arbitrary circuits are** *difficult to use*
- **If cost is not a problem, then a "brute force" method of obtaining a hazard-free realization is to use the**  *complete sum* **(i.e., all prime implicants)**
- **Functions that have non-adjacent product terms are**  *inherently hazardous* **when subjected to simultaneous input changes**







**144**

1



#### Reading Assignment: *DDPP* 4th Ed. pp. 447-448, 5th Ed. pp. 320-322

Learning Objectives:

- **Identify properties of XOR/XNOR functions**
- **Simplify an otherwise non-minimizable function by expressing it in terms of XOR/XNOR operators**

### **Outline**

- **XOR and XNOR functions**
- **XOR operator properties**
- **XOR "checkerboard" K-map**
- **XOR N-variable functions**
- **Realization of "non-reducible" functions using XOR/XNOR gates**

#### XOR/XNOR Functions

- **An** *Exclusive-OR (XOR) gate* **is a 2-input gate whose output is "1" if exactly one of its inputs is "1" (or, an XOR gate produces an output of "1" if its inputs are**  *different***)**
- **An** *Exclusive-NOR (XNOR) gate* **is the** *complement* **of an XOR gate – it produces an output of "1" if its inputs are the** *same*
- **An XNOR gate is also referred to as an** *Equivalence* **(or** *XAND***) gate**
- **Although XOR is not one of the basic functions of switching algebra, discrete XOR gates are commonly used in practice <sup>148</sup>**





**152**



### Non-Reducible Functions

- **Functions that cannot be significantly reduced using conventional minimization techniques can sometimes be**  *simplified* **by implementing them with XOR/XNOR gates**
- **Candidate functions that may be simplified this way have K-maps with "diagonal 1's"**
- **Technique: Write out function in SoP form, and "factor out" XOR/XNOR expressions**































### Reading Assignment: *DDPP* 4th Ed. pp. 370-383, 840-859; 5th Ed. pp. 246-252

Learning Objectives:

- **Describe the genesis of programmable logic devices**
- **List the differences between complex programmable logic devices (CPLDs) and field programmable gate arrays (FPGAs) and describe the basic organization of each**

#### **Outline**

#### **Overview**

- **Programmable Logic Arrays (PLAs)**
- **Programmable Array Logic (PALs)**
- **Generic Array Logic (GALs)**
- **Complex PLDs**
- **Field Programmable Gate Arrays (FPGAs)**
- **Summary**

#### **Overview**

- **The first programmable logic devices (PLDs) were programmable logic arrays (PLAs)**
- **PLAs are combinational, two-level AND-OR devices that can be programmed to realize and sum-of-products expression**

**PLD PLA**

- **Limitations**
	- **number of inputs (***n***)**
	- **number of outputs (***m***)**
	- **number of product ("P") terms (***p***)**

**Such a device might be described as an** *n* **x** *m* **PLA with** *p* **product terms**













#### Generic Array Logic

- **Generic Array Logic (GAL) devices can be configured to emulate the AND-OR, register (flip-flop), and output structure of combinational and sequential PAL devices**
- **An** *output logic macrocell* **("OLMC") is associated with each I/O pin to provide configuration control**
- OLMCs include *output polarity control* (important because it allows<br>minimization software to "choose" <u>either</u> the SoP <u>or</u> PoS realization<br>of a given function)<br>e Erasable/reprogrammable GAL devices use floating gate t
- 
- **GAL devices require a "universal programmer" to erase and reprogram their so-called "fuse maps" (means that they must be**  *removed* **for reprogramming and subsequently reinstalled –** *requires*
- *a socket***) A legacy GAL device (22V10) is included in your digital parts kit to provide an introduction to PLDs <sup>181</sup>**































#### Complex PLDs (CPLDs)

- **Modern complex PLDs (CPLDs) contain hundreds of macrocells and I/O pins, and are designed to be erased/reprogrammed**  *in-circuit* **(called "isp")**
- **Because CPLDs typically contain significantly more macrocells than I/O pins, capability is provided to use macrocell resources "internally" (called a** *node***)**
- **Example: The Lattice ispMACH 4000 series CPLDs feature 36-input, 16-macrocell GLBs**
- **A "breakout board" utilizing an ispMACH 4256ZE device (with 256 macrocells and 144 pins) will be used for the second half of the lab experiments**









### Field Programmable Gate Arrays

- **A field programmable gate array (FPGA) is "kind of like a CPLD turned inside-out"**
- **Logic is broken into a large number of programmable blocks called** *look-up tables* **(LUTs) or** *configurable logic blocks* **(CLBs)**
- **Programming configuration is stored in S cells and is therefore** *volatile***, meaning the FPGA configuration is lost when power is removed**
- **Programming information must therefore be loaded into an FPGA (typically from an external ROM chip)** *each time it is powered up* **("initialization/boot" cycle)**
- **LUTs/CLBs are inherently less capable than PLD macrocells, but**  *many more of them* **will fit on a comparably sized FPGA (than macrocells on a CPLD)**

**Purdue IM:PACT\*** 

**Module 2-F**

*\*Instruction Matters: Purdue Academic Course Transformation*





### Reading Assignment:

*DDPP* 4th Ed. pp. 237-243, 290-335; 5th Ed. pp. 177-233

Learning Objectives:

- **List the basic features and capabilities of a hardware**
- **description language**
- **List the syntactic elements of a Verilog module Identify operators and keywords used to create Verilog**
- **modules**
- **Write equations using Verilog dataflow syntax**
- **Define functional behavior by creating truth tables with the casez construct in Verilog**

### Outline

- **Overview**
- **Verilog and ispLeverTM**
- **Verilog coding semantics**
- **Verilog module structure**
- **Verilog symbols for logical operations**
- **Sample Verilog modules**
- **Structural code in Verilog**

#### **Overview**

- **Hardware description languages (HDLs) are the most common way to describe the programming configuration of a CPLD or an FPGA**
- **The first HDL to enjoy widespread use was PALASM ("PAL Assembler") from Monolithic Memories, Inc. (inventors of the PAL device)**
- **Early HDLs only supported equation entry**
- **Next generation languages such as CUPL (Compiler Universal for Programmable Logic) and ABEL (Advanced Boolean Expression Language) added more advanced capabilities:**
- **truth tables and clocked operator tables**
- **logic minimization**
- **high-level constructs such as** *when-else-then* **and** *state diagram*
- **test vectors**
- **timing analysis**

#### **Overview**

- **Both VHDL and Verilog started out as** *simulation languages* **(later developments in these languages allowed actual hardware design)**
- **Both languages support modular, hierarchical coding and support a wide variety of high-level programming constructs represents** 
	- **arrays**
	-
	- **procedures function calls**
	- **conditional and iterative statements**
- **Rooffall Because VHDL and Verilog have their genesis as** simulation languages, it is possible to create *non-synthesizable*<br>*HDL code* using them (i.e., code that can s*imulate* a digital system,<br>but *not actually realize* it)
	-
- **Advantage VHDL and Verilog are much better adapted to large scale system design Verilog has become the most common**  language for IC design and verification.



### Verilog and ispLever<sup>TM</sup>

- **Because Verilog is so commonly used in industry and you will need it in future classes, you will be introduced to Verilog in this course**
- **You will use Verilog to program legacy PLDs (like the 22V10) as well as current generation CPLDs (like the ispMACH 4256ZE)**
- **We will use the Lattice ispLever Classic 1.8 software package in lab, which includes support for ABEL, Verilog, and VHDL as well as schematic entry**
- **You can obtain your own free copy of this software from the Lattice Semiconductor web site (www.latticesemi.com)**

### Verilog and ispLever<sup>TM</sup>

- **A Verilog module is a text file containing:**
	- **documentation (program name, comments)** – **declarations that identify the inputs and outputs of the logic functions to be performed**
	- **statements that specify the logic functions to be performed**
- **Because you need to be able to program a PLD or CPLD, your t** be strictly limited to syntax that translates neatly **into logic circuitry**
- **Verilog source files are transformed into a fuse map file by the compiler integrated into ispLever**
- **A universal programmer is used to burn the fuse map file into a legacy PLD device (an isp device can be programmed directly from the integrated ispVM tool via a USB cable) 210**

#### Verilog Program Semantics

- *identifiers* **(module names, signal/variable names) must begin with a letter or underscore \_ and can include digits and dollar signs (\$)**
- **e** *identifiers* are case sens
- **single line** *comments* **begin with //**
- **/\*** *comments* **can also be done this way \*/**
- *input* **and** *output declarations* **tell the compiler about symbolic names associated with the external pins of the device**
- **each** *assign* **statement describes a small piece of logic circuitry**
- **Constant values can be described as n'bxxxx where n is the bit-width of the signal and x is 0 or 1**

#### Verilog WIRE Type

- **wire is a basic data type in Verilog**
- *Similar to an actual wire***, these variables cannot store logic values and are used to connect signals between inputs, outputs and logic elements such as gates**
- **wire is used to model combinational logic**
- **wire can take on four basic values** 
	- **0 logical zero**
	- **1 logical one**
- **X unknown value**
- **Z high-impedance state**

#### Verilog BITWISE Operators



### ispLEVER Operators

Reports generated by ispLever use a *different notation*  for some of the bitwise operators



#### Verilog ASSIGN Statements

assign statements are used to *continuously assign* the value of the expression on the right of the = to the signal on the left

















#### Verilog REG Data Types

- **Similar data type to wire, but reg can be used to store information**  • **Unlike wire, reg can be used to model both combinational and sequential logic**
- **For behavioral code using an always block, the output must be type reg**
- **For dataflow code with assign statements, the outputs must be of type**
- **Examples:**

**reg myvar; // one bit variable called myvar reg [7:0] myvec; // 8-bit variable called myvec**

#### ALWAYS Block in Verilog

- **An always block lets you write "behavioral" style code, similar to C**
- **Should have a** *sensitivity list* **associated with it: all statements in the always block will be evaluated when the conditions in this list are** *triggered*
- **Conditions may be** *any change* **to the signal or**  *rising or falling edges* **of the signals**



#### Verilog CASE Syntax

- **Similar to the case structure in C**
- **Compares expression to a set of cases and evaluates the statement(s) associated with first matching case**
- **All cases defined between case** (signal) . **e**
- **Multiple statements for a case must be enclosed in a begin and end block**
- **Multiple comparison signals can be concatenated as can be ({signal1,signal2…signaln}) and compared against values of their total bit width**
- **If the logic does not cover all possible bit combinations of the comparison signal(s), a default case must be added. e.g. a 3-bit signal for comparison will need a default case if 8 cases are not provided**











#### Structural Code in Verilog

- 
- Structural code relies on instantiating every module and<br>connecting their inputs and outputs manually<br>• Logic can be described without the use of boolean operators,<br>logical constructs (if-else, case), always blocks or as
- **module\_name instance\_name (signal\_list); will instantiate a module of type module\_name called instance\_name (the signal\_list corresponds to the inputs and** 
	- **outputs, also called the port list)**<br>and  $\Delta \text{MD2}$  (xx, x, y); will ins **and AND2 (XY, X, Y); will instantiate an AND gate with inputs X and Y with output XY**
	- **xor OR (X\_Y,X,Y); will instantiate a 2-input XOR gate**





**236**

**238**



**237**



- **A. X3..X1**
- **B. X(3:1)**
- **C. [3:1]**
- **D. X[3:1]**
- **E.** none of the above



- A. "synthesis loc" declarations associate the device's physical pins with symbolic port names
- B. pin numbers are optional
- C.if pin numbers are not specified, the pin numbers are assigned
- by the "fitter" program based on the PLD characteristics D.the pin may be declared active high or active low
- E. none of the above





best friend from another major" (BFFAM) has been **asked to design a circuit that determines grades based on the characters (E,R,S,T) in a student's last name, as follows:**

- **Give a grade of "A" if name contains an R** *and* **a T** *-or***an R** *and not* **an S**
- **Give a grade of "B" if name contains an E** *and not* **an R**  *and not* **a S** *-or-* **does** *not* **contain an R** *and not* **a T** *and not* **an S**
- **Give a grade of "C" if name contains an S** *and not* **a T Give a grade of "D" if name contains a T** *and not* **an E**  *and not* **an R**
- **Give a grade of "F" if none of the above (name contains an E** *and* **an S** *and* **a T** *and not* **an R)**































#### Reading Assignment:

*DDPP* 4th Ed. pp. 384-390, 403-409; 5th Ed. pp. 250-256, 260-278

#### Learning Objectives:

- **Define the function of a decoder (demultiplexer) and describe how it can be used as a combinational building block**
- **Illustrate how a decoder can be used to realize an arbitrary Boolean function**

#### Outline

- **Overview**
- **Binary decoders**
- **Decoders in Verilog**
- **Special purpose decoders**

### **Overview**

- **Definition: A decoder is a multiple-input, multiple-output logic circuit that converts coded inputs into coded outputs**
- **The input code generally has fewer bits than the output code In a one-to-one mapping, each input code word produces a different output code word**



**259**

### **Overview**

- **The most commonly used** *input code* **is an n-bit binary code, where an n-bit word represents one of 2<sup>n</sup> different coded values**
- **Sometimes an n-bit binary code is** *truncated* **to represent fewer than 2<sup>n</sup> values (e.g., BCD)**
- **The most commonly used** *output code* **is a 1-out-of-m code, which contains m bits, where only one bit is asserted at any time (the output code bits are**  *mutually exclusive***)**

### Binary Decoders

- **The most common decoder circuit is an n-to-2<sup>n</sup> decoder or** *binary decoder*
- **Binary decoders have an n-bit binary input code and a 1-out-of-2<sup>n</sup> output code**
- **Application: Used to activate exactly one of 2<sup>n</sup> outputs based on an n-bit value**
- **Analogy: Electronically-controlled rotary selector switch**















### Key Observations

- **Key Observation #1: each output of an n to 2n binary decoder represents a**  minterm of an n-variable Boolean function; therefore, any arbitrary Booltunction of n-variables can be realized with an n-input binary decoder by *If* **of an invariables can be realized with an n-input binary decoder by <b>***on* of n-variables can be realized with an n-input binary decoder by **simply "OR-ing" the needed outputs**
- **Key Observation #2: if the decoder outputs are active low, a NAND gate can be used to "OR" the minterms of the function (representing its ON set)**
- **Key Observation #3: if the decoder outputs are active low, an AND gate can be used to "OR" the minterms of the complement function (representing its OFF set)**
- **Key Observation #4: a NAND gate (or AND gate) with at most 2n-1 inputs is needed to implement an arbitrary n-variable function using an n to 2n binary decoder (that has active low outputs)**





**268**

































### Reading Assignment:

*DDPP* 4<sup>th</sup> Ed. pp. 408-412, 430-432; 5<sup>th</sup> Ed. 279-280, 308-310

#### Learning Objectives:

- **Define the function of an encoder and describe how it can be used as a combinational building block**
- **Discuss why the inputs of an encoder typically need to be prioritized**

### **Outline**

- **Overview**
- **Priority Encoders**
- **Tri-State Outputs**
- **Keypad Encoders**

#### **Overview**

- **Definition: An encoder is an "inverse decoder" the role of inputs and outputs is reversed, and there are more input code bits than output code bits**
- **The simplest encoder to build is a 2n-to-n or binary encoder**





### Priority Encoders

- **Solution: Assign** *priority* **to the input lines, such that when multiple inputs are asserted simultaneously, the**  *highest priority* **(i.e.** *highest numbered***) input "wins" – such a device is called a** *priority encoder*
- **An easy way to specify this functionality in Verilog is to use the casez construct**
- **Example: An 8-to-3 encoder with active high inputs and outputs, including a "strobe" output (G) to indicate if any input has been asserted**

#### Verilog CASEZ Construct

- **use ? as "wild card"**
- **beware of non-unique expressions first matching expression wins**

#### **casez ({Sel,A,B}) 3'b00?: Y = 1'b1; 3'b010: Y = 1'b1; 3'b011: Y = 1'b0; // etc. 000 or 001 both yield Y = 1'b1**





### Tri-State Outputs

- **Tri-state outputs can be assigned one of three values: logical 1, logical 0 or Hi-Z (high impedance)**
- **Hi-Z is a state that is not driven to any value and can be seen as an open circuit**
- **Example: ENABLE asserted will allow the input (logic 1 or 0) to be seen on the OUPUT (ENABLE negated will float OUTPUT to Hi-Z)**



### Tri-State Outputs

- **In Verilog, an output value of 'bZ (high- impedance or Hi-Z) assigned to an output port disables ("floats") the output**
- **tri is a** *wire type* **used for tri-state values**
- **Can use the conditional operator ? : to implement a tri-state buffer output tri D\_z; input wire D,EN;** 
	- **assign D\_z = EN ? D : 1'bZ** *(ternary operator)* **If EN == 1, D\_z = D** 
		- **If EN == 0, D\_z=1'bZ (disabled)**
- **Example: Create a Verilog module that implements a 4:2 priority encoder with tri-state encoded outputs (E1, E0). This design should include an active high output strobe (G) that is asserted when any input is asserted**



### Keypad Encoders

- **Another common use for encoders is to encode keypads and keyboards**
- **Example: Design a 10-to-4 priority encoder for encoding a BCD keypad using a 22V10**
- **Solution: Modify the 8-to-3 priority encoder Verilog file described previously (include tri-state output capability)**

















#### Reading Assignment:

*DDPP* 4th Ed. pp. 432-440, 445-446; 5th Ed. pp. 281-289, 290-291

#### Learning Objectives:

- **Define the function of a multiplexer and describe how it can be used as a combinational building block**
- **Illustrate how a multiplexer can be used to realize an arbitrary Boolean function**

### **Outline**

- **Overview**
- **General multiplexer structure**
- **Multiplexer truth table analogy**
- **Multiplexer function generation**
- **Multiplexers in Verilog**

#### **Overview**

- **Definition: A** *multiplexer* **is a digital switch that uses**  *s* **select lines to determine which of** *n* **= 2<sup>s</sup> inputs is connected to its output**
- **It is often called a** *mux* **for short**
- **Each of the input paths may be** *b* **bits wide**
- **An overall enable signal (EN) is usually provided (if EN negated, all outputs are "0")**
- **The equation implemented by an** *s* **select line multiplexer is the sum-of-products form of a general**  *s***-variable function**

 $F(X,Y) = a_0 \cdot X' \cdot Y' + a_1 \cdot X' \cdot Y + a_2 \cdot X \cdot Y' + a_3 \cdot X \cdot Y$ 























#### Multiplexers in Verilog

- **Multiplexer functionality can be expressed in Verilog in several different ways: using conventional sum-of-products expressions**
- **using case structures**
- **using if-else constructs or ternary operators**
- **Example: 8-to-1 X 1-bit multiplexer using a 22V10 PLD (conventional SoP)**
- **Example: 4-to-1 X 8-bit multiplexer using a CPLD (two advanced methods)**







**322**









#### Reading Assignment: *DDPP* 4th Ed. pp. 306-308, 5th Ed. 198-201

Learning Objectives:

- **Understand the need for using top level (hierarchical) modules**
- **Understand how top level modules are created in Verilog using structural Verilog syntax**

### **Outline**

- **Overview**
- **Instantiating modules**
- **Example top level modules**

#### **Overview**

- **Definition: A** *top level module* **is the highest level module in a design hierarchy that instantiates other modules and connects them**
- **Separating logic across multiple modules serves the advantage of reusability for modules and removing redundant logic**
- **Example: If two modules use a 4-to-1 mux, create a separate module for the mux, and simply** *instantiate* **it in the other modules**

#### Instantiating Modules

- **Follows structural style of instantiation: module\_name instance\_name (signal\_list);**
- **Signals in signal\_list will be connected in the order of that module's portlist – this is called** *port mapping by order*
- **Alternatively,** *port mapping by name* **can be used, which is a more error-free method – here, each signal passed to the instantiated module uses the name of the signal in the module's port list to indicate where it is connected**



