

### **Glossary of Common Terms**

- INTEGRATED CIRCUIT (IC or "CHIP") – a collection of logic gates and/or other electronic circuits fabricated on a single silicon die
- CMOS a silicon chip fabrication technology based on use of complementary pairs of NMOS and PMOS field effect transistors (MOSFETs)





### **Glossary of Common Terms**

 DISCRETE LOGIC – a circuit constructed using small-scale integrated (SSI) and medium-scale integrated (MSI) logic devices (NAND gates, decoders, multiplexers, etc.)



 PROGRAMMABLE LOGIC DEVICE (PLD)

 an integrated circuit onto which a generic logic circuit can be programmed (and subsequently erased and re-programmed)



### **Glossary of Common Terms**

- COMPUTER a digital device that sequentially executes a stored program (or, a device that stores and manipulates state, where "state" = "information")
- MICROPROCESSOR single-chip embodiment of the major functional blocks of a computer





### Glossary of Common Terms

- MICROCONTROLLER a complete computer on a chip, including memory and various integrated peripherals (analog-todigital conversion, serial communications, pulse-width modulation, timers, network interface)
- PRINTED CIRCUIT BOARD (PCB) fiberglass reinforced epoxy substrate with etched copper circuitry (typically in multiple layers) used to create virtually all electronic devices



- SOCIALLY REDEEMING something that has inherent value (like studying digital systems design)
- DIGIJOCK(ETTE) a person who enjoys learning about digital systems





### Module 1

- Learning Outcome: "An ability to design and analyze CMOS logic circuits"
  - A. Number Systems
  - B. Switching Algebra
  - C. Basic Electronic Components and Concepts
  - D. Logic Signals and CMOS Logic Circuits
  - E. Logic Levels and Noise Margins
  - F. Current Sourcing and Sinking
  - G. Transition Time and Propagation DelayH. Power Consumption and Decoupling
  - I. Schmitt Triggers and Transmission Gates
  - J. Three-State and Open-Drain Outputs



### Reading Assignment: DDPP 4<sup>th</sup> Ed. pp. 25-31, 5<sup>th</sup> Ed. pp. 35-44

Learning Objective: • Convert numbers from one base (radix) to another

### Outline:

- Unsigned Integer Base Conversion
- Base R to Base 10
- Base 10 to Base R
- Shortcut for Conversion Among Powers of 2

### **Unsigned Integer Base Conversion**

- Numbers represent a fundamental unit of encoded information – knowledge of the encoding process used is needed to "decode" and/or convert them from one base (or radix) to another
- A table of correspondence is a useful tool for comparing numbers in different bases
- The following notation will be used:

 $(d_3d_2d_1d_0)_R = (N)_R = number in base R$ 

 $(c_3c_2c_1c_0)_R = (N)_{10} = number in base 10$ 

Note that the c's represent the converted corresponding digits, base 10

N <sub>2</sub>	N <sub>3</sub>	$N_4$	N <sub>5</sub>	N <sub>6</sub>	N <sub>7</sub>	N <sub>8</sub>	N <sub>9</sub>	N <sub>10</sub>	N <sub>16</sub>
0	0	0	0	0	0	0	0	0	0
1	1	1	1	1	1	1	1	1	1
10	2	2	2	2	2	2	2	2	2
11	10	3	3	3	3	3	3	3	3
100	11	10	4	4	4	4	4	4	4
101	12	11	10	5	5	5	5	5	5
110	20	12	11	10	6	6	6	6	6
111	21	13	12	11	10	7	7	7	7
1000	22	20	13	12	11	10	8	8	8
1001	100	21	14	13	12	11	10	9	9
1010	101	22	20	14	13	12	11	10	Α
1011	102	23	21	15	14	13	12	11	в
1100	110	30	22	20	15	14	13	12	С
1101	111	31	23	21	16	15	14	13	D
1110	112	32	24	22	20	16	15	14	E
1111	120	33	30	23	21	17	16	15	F
10000	121	100	31	24	22	20	17	16	10

Tab	le of	Cori	espo	nden	ce -	Unsi	gned	Integ	gers
N <sub>2</sub>	N <sub>3</sub>	$N_4$	N <sub>5</sub>	N <sub>6</sub>	N <sub>7</sub>	N <sub>8</sub>	N <sub>9</sub>	N <sub>10</sub>	N <sub>16</sub>
0	0	0	0	0	0	0	0	0	0
1	1	1	1	1	1	1	1	1	1
10	2	2	2	2	2	2	2	2	2
11	10	3	3	3	3	3	3	3	3
100	11	10	4	4	4	4	4	4	4
101	12	11	10	5	5	5	5	5	5
110	20	12	11	10	6	6	6	6	6
111	21	13	12	11	10	7	7	7	7
1000	22	20	13	12	11	10	8	8	8
1001	100	21	14	13	12	11	10	9	9
1010	101	22	20	14	13	12	11	10	Α
1011	102	23	21	15	14	13	12	11	в
1100	110	30	22	20	15	14	13	12	С
1101	111	31	23	21	16	15	14	13	D
1110	112	32	24	22	20	16	15	14	E
1111	120	33	30	23	21	17	16	15	F
10000	121	100	31	24	22	20	17	16	10

Tal	ole of	Cor	respo	nden	ce -	Unsig	gned	Integ	gers
N <sub>2</sub>	N <sub>3</sub>	$N_4$	N <sub>5</sub>	N <sub>6</sub>	N <sub>7</sub>	N <sub>8</sub>	N <sub>9</sub>	N <sub>10</sub>	N <sub>16</sub>
0	0	0	0	0	0	0	0	0	0
1	1	1	1	1	1	1	1	1	1
10	2	2	2	2	2	2	2	2	2
11	10	3	3	3	3	3	3	3	3
100	11	10	4	4	4	4	4	4	4
101	12	11	10	5	5	5	5	5	5
110	20	12	11	10	6	6	6	6	6
111	21	13	12	11	10	7	7	7	7
1000	22	20	13	12	11	10	8	8	8
1001	100	21	14	13	12	11	10	9	9
1010	101	22	20	14	13	12	11	10	Α
1011	102	23	21	15	14	13	12	11	в
1100	110	30	22	20	15	14	13	12	С
1101	111	31	23	21	16	15	14	13	D
1110	112	32	24	22	20	16	15	14	E
1111	120	33	30	23	21	17	16	15	F
10000	121	100	31	24	22	20	17	16	10

### **Unsigned Integer Base Conversion**

- IMPORTANT: The conversion methods described here are only applicable to unsigned (or, "positive") numbers
- <u>ALSO NOTE</u>: Since the numbers we are dealing with are unsigned, *leading zeroes* have "no social significance" (i.e., they can be *added or removed* without changing the value of the number)

### Conversion of Integers: Base $R \rightarrow 10$

 <u>Method</u>: Iterative Multiply and Add
 based on the fact that a number can be expressed in nested form, as follows:

 $(d_3d_2d_1d_0)_R = (N)_{10}$ 

 $= c_3 x R^3 + c_2 x R^2 + c_1 x R^1 + c_0 x R^0$ 

 $= (((c_3 \times R + c_2) \times R + c_1) \times R + c_0)$ 

 the expression evaluation proceeds from the inner-most level of parenthesis to the outermost level

### Conversion of Integers: Base $R \rightarrow 10$

• Example: Convert (4352)<sub>8</sub> to base 10

4 x 8 + 3 = 35 35 x 8 + 5 = 285 285 x 8 + 2 = 2282 Therefore, (4352)<sub>8</sub> = (2282)<sub>10</sub>

Conversio	onversion of Integers: Base $R \rightarrow 10$										
• Example:	Con	ver	t <b>(0</b> 1	101	011	) <sub>2</sub> to base 10					
<u>0</u>	x	2		_ <u>1</u> _	=	<u>1</u>					
<u> <u> </u></u>	x			_1_	=	<u>3</u>					
<u>3</u>	x			_ <u>0</u> _	=	<u>6</u>					
<u> <u>6          </u></u>	x			_ <u>1</u> _	=	<u>13</u>					
<u>13</u>	x	2		_ <u>0</u> _	=	<u>    26                                </u>					
<u>    26         </u>	x			<u>1</u>	=	<u>     53                               </u>					
<u>    53     </u>	x	_2		_ <u>1</u> _	=	<u>   107                                 </u>					
Therefo	ore,	(0	11(	)101	.1)2	= ( <u>107</u> ) <sub>10</sub>					

### Conversion of Integers: Base $10 \rightarrow R$

• Method: Iterative Division

- based on an iterative division of the number by the radix (base) to which it is being converted
- the remainders of each division become the digits of the converted number
- a quotient of zero indicates the conversion is complete





### Short Cut for Conversion Among Powers of 2

- Method: Size Log<sub>2</sub>R Groupings
  - when converting a number from base "A" to base "B", where A and B are *powers of 2* (e.g., 2, 4, 8, and 16), a "short cut" can be used
  - an *n*-digit binary number can be written for each base A digit in the original number, where n = log<sub>2</sub>A
  - starting at the *least significant position*, the converted binary digits can be *regrouped* into *m-digit* binary numbers, where m = log<sub>2</sub>B

Short Cut for Conversion Among Powers of 2 • <u>Example</u>: Convert (136)<sub>s</sub> to base 2 and base 16



Therefore,  $(136)_8 = (1011110)_2 = (5E)_{16}$ 





### Reading Assignment:

DDPP 4<sup>th</sup> Ed. pp. 183-199, 5<sup>th</sup> Ed. pp. 89-105

Learning Objectives:

- Define a binary variable
- Identify the theorems and postulates of switching algebra
- Describe the principle of duality
- Describe how to form a complement function
- Prove the equivalence of two Boolean expressions using perfect induction

### Outline

- Overview
- Basic logic gates
- Axioms
- Duality
- Theorems
  - -Single-Variable
  - -Two- and Three-Variable
  - -n-Variable

### Overview

- Formal analysis techniques for digital circuits are based on a two-valued algebraic system called *Boolean algebra* (named after George Boole, who invented it in 1854)
- Claude Shannon (1938) showed how to adapt Boolean algebra to analyze and describe the behavior of circuits built from relays
- In Shannon's switching algebra, the condition of a relay contact (open/closed) is represented by a variable X (equal to 0/1)
- In today's logic technologies, these values correspond to voltage LOW or HIGH

### Definitions

- <u>Definition</u>: The *axioms* (or *postulates*) of a mathematical system are a *minimal set of basic definitions* that we assume to be true, from which all other information about the system can be derived
- <u>Notation</u>: A *prime* (') will be used to denote an inverter's function (i.e., the *complement* of a logic signal) – note that *prime* is an *algebraic operator*, that X' is an *expression*, and that Y=X' is an *equation*

X' can be read as X prime, NOT X, or X bar

### Example

Given the truth table for F(X,Y,Z), determine the truth table for the COMPLEMENT function, F'(X,Y,Z)

Х	Υ	z	F(X,Y,Z)
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

### Example

Given the truth table for F(X,Y,Z), determine the truth table for the COMPLEMENT function, F'(X,Y,Z)

Х	Υ	Ζ	F(X,Y,Z)	Х	Υ	Z	F'(X,Y,Z)
0	0	0	1	0	0	0	0
0	0	1	0	0	0	1	1
0	1	0	0	0	1	0	1
0	1	1	1	0	1	1	0
1	0	0	0	1	0	0	1
1	0	1	0	1	0	1	1
1	1	0	1	1	1	0	0
1	1	1	1	1	1	1	0

**≠ 0** 

en X′ = 0

1 = 1

### Definitions

- <u>Definition</u>: A binary variable, X, is a two-valued quantity such that:
  - if X  $\neq$  1, then X = 0
  - if X  $\neq$  0, then X = 1
- <u>Definition</u>: The function of a 2-input AND gate is called logical multiplication and is symbolized by a multiplication dot (•)
- <u>Definition</u>: The function of a 2-input OR gate is called logical addition and is symbolized algebraically by a plus sign (+)
- <u>Convention</u>: Multiplication (AND) has *implied precedence* over addition (OR)

**Example:**  $W \bullet X + Y \bullet Z = (W \bullet X) + (Y \bullet Z)$ 

xioms	
A1) X = 0 if X ≠ 1	(A1 <sup>D</sup> ) $X = 1$ if X
<b>A2) If X</b> = 0, then X' = 1	(A2 <sup>0</sup> ) If X = 1, th
<b>43)</b> 0 • 0 = 0	(A3 <sup>D</sup> ) 1 + 1 = 1
<mark>44)</mark> 1 ● 1 = 1	(A4 <sup>D</sup> ) $0 + 0 = 0$

Note: The second axiom in each pair is referred to as the *dual* of the first one (and vice versa)

<u>Also Note</u>: These 5 pairs of axioms completely define switching algebra

### Duality

- <u>Definition</u>: The *dual* of an expression is formed through the *simultaneous interchange* of the operators "•" and "+" and the elements "0" and "1"
- Important Principle: If two Boolean expressions can be proven to be equivalent using a given sequence of axioms or theorems, then the *dual expressions* may be proven to be equivalent by simply applying the sequence of *dual* axioms or theorems

### Example

Given the truth table for F(X,Y,Z), determine the truth table for the DUAL function,  $\mathsf{F}^{\mathsf{D}}(X,Y,Z)$ 

Х	Υ	z	F(X,Y,Z)
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

### Example

Given the truth table for F(X,Y,Z), determine the truth table for the DUAL function,  $F^{D}(X,Y,Z)$ 

Х	Υ	z	F(X,Y,Z)	Х	Y	Ζ	F <sup>D</sup> (X,Y,Z)
0	0	0	1	1	1	1	0
0	0	1	0	1	1	0	1
0	1	0	0	1	0	1	1
0	1	1	1	1	0	0	0
1	0	0	0	0	1	1	1
1	0	1	0	0	1	0	1
1	1	0	1	0	0	1	0
1	1	1	1	0	0	0	0

### Example

Given the truth table for F(X,Y,Z), determine the truth table for the DUAL function,  $F^{\text{D}}(X,Y,Z)$ 

X	Υ	z	F(X,Y,Z)	X	Y	Ζ	F <sup>D</sup> (X,Y,Z)	Х	Υ	Z	F <sup>D</sup> (X,Y,Z)
0	0	0	1	1	1	1	0 、	0	0	0	0
0	0	1	0	1	1	0	1	0	0	1	0
0	1	0	0	1	0	1	1	0	1	0	1
0	1	1	1	1	0	0	0	0	1	1	1
1	0	0	0	0	1	1	1	1	0	0	0
1	0	1	0	0	1	0	1	1	0	1	1
1	1	0	1	0	0	1	0 /	1	1	0	1
1	1	1	1	0	0	0	0 /	1	1	1	0

### **Basic Logic Gates**

- An AND gate produces a 1 output if and only if all of its inputs are 1
- An OR gate produces a 1 output if one or more of its inputs are 1
- A NOT gate (usually called an inverter) produces an output value that is the opposite of its input value





### Theorems

- <u>Definition</u>: Switching algebra theorems are statements, known always to be true, that allow manipulation of algebraic expressions
- <u>Definition</u>: A technique called <u>perfect induction</u> can be used to prove switching algebra theorems ("perfect" implies the use of <u>all possible combinations</u> of the values of the variables – thus, it is an <u>exhaustive</u> type of proof)



### Single-Variable Theorems (T1) X + 0 = X (T1<sup>9</sup>) $X \cdot 1 = X$ Identities (T2) X + 1 = 1 (T2<sup>9</sup>) $X \cdot 0 = 0$ Null elements (T3) X + X = X (T3<sup>9</sup>) $X \cdot X = X$ Idempotency

(T4) (X')' = X		Involution
(T5) X + X' = 1	$(\mathbf{T5^{0}}) \times \bullet \mathbf{X'} = 0$	Complements

## Two- and Three-Variable Theorems(T6) X + Y = Y + XCommutivity(T7) $X \cdot Y = Y \cdot X$ (T7) (X + Y) + Z = X + (Y + Z)Associativity(T7) (X + Y) + Z = X + (Y + Z)Associativity(T8) $X \cdot Y + X \cdot Z = X \cdot (Y + Z)$ Distributivity(T8) $(X + Y) \cdot (X + Z) = X + Y \cdot Z$ Covering(T9) $X + X \cdot Y = X$ Covering(T9) $X \cdot (X + Y) = X$

### Two- and Three-Variable Theorems Example: Proof of T8<sup>D</sup> using perfect induction

ΧΥΖ	Y•Z	X + Y•Z	X + Y	X + Z	$(X+Y)\bullet(X+Z)$
000	0	0	0	0	0
001	0	0	0	1	0
010	0	0	1	0	0
011	1	1	1	1	1
100	0	1	1	1	1
101	0	1	1	1	1
110	0	1	1	1	1
111	1	1	1	1	1
		r.h.s.			📕 l.h.s.

Two- and Three-Variable Theorems									
Example: Proof of T9 using other theorems									
(T9) 👌 + X • Y = X • 1 + X • Y	(T1 <sup>D</sup> – identities)								
= X • (1 + Y)	(T8 – distributivity)								
= X • 1	(T2 – null elements)								
= x	(T1 <sup>D</sup> – identities)								

Two- and Three-Varia	ble Theorems
(T10) $X \cdot Y + X \cdot Y' = X$ (T10') $(X + Y) \cdot (X + Y') = X$	Combining
(T11) X • Y + X'• Z + Y • Z = X (T11 <sup>1</sup> ) (X + Y) • (X' + Z) • (Y + Z)	• Y + X'• Z Consensus Z) = (X + Y) • (X' + Z)

Note: In all theorems, it is possible to replace each variable with an arbitrary logic expression

### Two- and Three-Variable Theorems

Example: Using only the axioms and theorems described thus far, verify the following equivalence expression:

 $X \bullet Y + Y \bullet Z + X' \bullet Z = X \bullet Y + X' \bullet Z$ 

### Main "Tricks":

Multiply "offending term" by (X + X')
Factor out common terms







### © 2019 by D. G. Meyer







### Name the Switching Algebra Axiom or Theorem







Example – Proof Using Other Theorems										
$T9^{D}  X \bullet (X + Y) = X$										
X • (X + Y)	= X∙X + X∙Y	(T8)								
	= X + X•Y	(T3 <sup>D</sup> )								
	= X∙(1 + Y)	(Т8)								
	= X • (1)	(T2)								
	= X	(T1 <sup>D</sup> )								



### The expression (X•Y)•Z = X•(Y•Z) is an example of: A. commutitivity

- B. associativity
- C. distributivity
- D. consensus
- E. none of the above

### 2. The expression X + Y + Z = Y + Z + X is an example of:

- A. commutitivityB. associativity
- C. distributivity
- D. consensus
- E. none of the above

### 3. The expression (X+Y)•(X'+Z)•(Y+Z) = (X+Y)•(X'+Z) is an example of: A. commutitivity B. associativity C. distributivity

- D. consensus
- E. none of the above

### 4. The expression (X+Y)·(X+Z) = X + Y·Z is an example of:

- A. commutitivity
  - B. associativity
  - C. distributivity
  - D. consensus
  - E. none of the above





- Diodes
- Transistors

### Voltage and Current



- VOLTAGE (V) difference in electrical potential, expressed in volts
- **CURRENT (I)** the flow of charge in a conductor between two points having a difference in potential, expressed in amperes (amps)
- Waterfall analogy voltage is proportional to height of waterfall, current is proportional to flow of waterfall

### **Resistors**

- RESISTOR a device that limits the amount of current flowing through a circuit, measured in *ohms* ( $\Omega$ )
- Resistance is also referred to as impedance
- The inverse of impedance is admittance
- Fundamental relationship
  - the voltage drop  $(V_R)$  across a resistor is equal to the product of the current flowing through it (I<sub>R</sub>) and the value of the resistance (R)  $\Rightarrow$  called *Ohm's Law*

 $V_R = I_R \times R$ 















### **Light Emitting Diodes**

 LIGHT EMITTING DIODE (LED) – a diode that emits visible red/yellow/green/blue/white) or invisible (infrared) light when forwarded biased



- Fundamental relationships
  - the brightness of an LED is proportional to the amount of
- current flowing through it (called the *forward current*) – a *resistor* is placed in series with an LED to limit the
- amount of current flowing through it
- the voltage drop across an LED when it is forward biased is called the *forward voltage* (different color LEDs have







### Reading Assignment:

DDPP 4<sup>th</sup> Ed. pp. 79-96, 141-148; 5<sup>th</sup> Ed. pp. 8-25, 790-796

Learning Objectives:

- Define the switching threshold of a logic gate and identify the voltage ranges typically associated with a "logic high" and a "logic low"
- Define assertion level and describe the difference between a positive logic convention and a negative logic convention
- Describe the operation of basic logic gates (NOT, NAND, NOR) constructed using N- and P-channel MOSFETs and draw their circuit diagrams
- Define "fighting" among gate outputs wired together and describe its consequence
- Define logic gate fan-in and describe the basis for its practical limit

### Outline

- Logic signals and assertion levels
- CMOS logic circuits
- Inverter (NOT)
- -NAND
- -NOR
- Fighting
- Fan-in

### Logic Signals

- A logic value, 0 or 1, is often referred to as a <u>binary digit</u> or <u>bit</u>
- The words "LOW" and "HIGF" are often used in place of "0" and "" to refer to *logic* signals

 LOW - a signal in the range of "lower" voltages (e.g., 0 - 1.5 volts for 5V CMOS logic), which is interpreted as a logic 0

HIGH - a signal in the range of "higher" voltages (e.g., 3.5 - 5.0 volts for 5V CMOS logic), which is interpreted as a logic 1

### Positive Logic Convention

- The assignment of 0 and 1 to LOW and HICH, respectively, is referred to as a positive logic convention (or simply "positive logic")
  - a positive logic signal that is *asserted* is in the HIGH state, and is therefore referred to as an "active high" signal
- a positive logic signal that is *negated* is in the LOW state

### Negative Logic Convention

- The opposite assignment (1 to LOW and 0 to HIGH) is referred to as a negative logic convention (or "negative logic")
  - a negative logic signal that is asserted is in the LOW state, and is therefore referred to as an "active low" signal
  - a negative logic signal that is *negated* is in the HIGH state

### Logic Families

- There are many ways to design a digital logic gate, from mechanical relays and vacuum tubes to microscopic transistors
- Complementary Metal-Oxide Semiconductor (CMOS) circuits now account for the vast majority of the worldwide Integrated Circuit (IC) market
- CMOS logic is both the most capable and the easiest to understand commercial digital logic technology























### Fan-in

- <u>Definition</u>: The number of inputs a gate can have in a particular logic family is called the logic family's fan-in
- CMOS gates with more than two inputs can be obtained by extending the "series-parallel" circuit designs (e.g., for NAND and NOR gates) illustrated previously
- In practice, the additive "on" resistance of series transistors limits the fan-in of CMOS gates to a relatively small number
- Gates with a large number of inputs can be made faster and smaller by cascading gates with fewer inputs















### Outline

- Overview
- Data sheets
- Noise
- Logic levels and noise margins
- Non-ideal inputs
- Unused ("spare") inputs
- Electrostatic discharge

### Overview

- <u>Objective:</u> To be able to design *real* circuits using CMOS or other logic families
  - need to ensure that the "digital abstraction" is valid for a given circuit
  - need to provide adequate engineering design margins to ensure that a circuit will work properly under a variety of conditions
  - need to be able to read and understand data sheets and specifications, in order to create reliable and robust real-world circuits and systems

DC EI The h Come	.ECTRICAL CHARAC flowing conditions app ercial: $T_A = -40^\circ$ C to -	TERISTICS OVE ty unless otherwise 40°C, X <sub>CE</sub> = 5.0V	R OPERATING RANG specified: $x2\%$ : Military: $I_A \approx -$	аї 65°С нь +12	8°C, Y <sub>12</sub>	= 3.0 V	10%
Sym.	Parameter	Test	Conditions <sup>(1)</sup>	Alix	7yp.(0)	Max.	Uni
k'ni	Teput HIGH Invel	Guaranteed legic	HGH level	3.15	-		V
Eg.	Input LOW Jevel	Guaranteed logic	1.0W level	-		1.35	V
400	Input HIGH current	$V_{CC} = Man_+ V_0$	* V <sub>EE</sub>		-	1	14
14	Ispat LOW current	$V_{12}=M_{40},\ V_{1}$	-0 V	-	-	-1	14
E <sub>R</sub>	Clamp thirde waltage	$I_{\rm CC} = {\rm Min}_{*}  I_{\rm S} =$	-18 mA		-0.7	-1.2	v
$l_{\rm KR}$	Short-circuit current	N <sub>CC</sub> = Max_ <sup>(1)</sup> i	is = GND		-	-30	mA
6	Chatman Add Tell and have	Nor + Min.	$4_{(3)} = -20 \ \mu A$	- 1.1	4.499		V
	contra con constra	$V_{2\chi} = V_{2\chi}$	$A_{(2)} = -4 \text{ mA}$	3.84	4.3	1000	V
100	Channel Coll sub-	No.+Min.	J <sub>13.</sub> = 20 p.A.	200	.001	0.1	V
10	Condat Com sources	$V_{[0]}=V_{[0]}$	$J_{12} = 8 \text{ mA}$		4.17	0.33	
41	Quiescent power supply cutrent	$\label{eq:keylor} \begin{split} & F_{CE} = Man. \\ & F_{Di} = GND \mbox{ or } 1 \end{split}$	2. lo=0	-	3	10	μA
SWIT	CHING CHARACTER	INTERS OVER OF	ERATING RANGE, C	- 50 pF	1		3
Sym.	Parameter <sup>(4)</sup>	Tes	Conditions	Min.	Typ.	Max.	Link
40	Propagation delay	AurBaY			9	.19	.785
G	Ispat capacitance	$V_{12}=0.\nabla$			3	10	20
Gut	Power dissignation or	pacification per gain	No kiad	-	- 22		př

### Noise

- The main reason for providing engineering design margins is to ensure proper operation in the presence of *noise*
- Examples of noise sources:
  - cosmic rays
  - magnetic fields generated by machinery
  - power supply disturbances
  - the "switching action" of the logic circuits themselves





### Logic Levels and Noise Margins

- Factors that cause the transfer characteristic
- to vary
- power supply voltage
- temperature
- output loading
- conditions under which a device was fabricated
   Sound engineering practice dictates that we
- use more "conservative" specifications for LOW and HIGH

### Logic Levels and Noise Margins Definitions:

- Deminions.
- $\textbf{VOH}_{\text{min}}$  the minimum output voltage in the HIGH state
- $-V|\textbf{H}_{\text{min}}$  the minimum input voltage guaranteed to be recognized as a HICH
- -VIL<sub>max</sub> the maximum input voltage guaranteed to be recognized as a LOW
- -Volmax the maximum output voltage in the LOW state



	Howing conditions app ercial: $T_A = -40^{\circ}$ C to +	by unless otherwise $s$ 85°C, $V_{CC} = 5.0Vs$	operation operation $T_A = -$	-53°C to +12	5°C. V <sub>CC</sub>	= 5.0 V s	10%
Sym.	Parameter	Test (	Conditions <sup>()</sup>	Min.	Тур.(2)	Max.	Unit
$V_{\rm HI}$	Input HIGH level	Guaranteed logic I	RGH level	3.15		-	V
$V_{\rm H.}$	Input LOW level	Guaranteed logic l	OW level	-		1.35	V
J <sub>D1</sub>	Input HIGH current	$V_{CC} = Max_+ V_1 =$	V <sub>CC</sub>	~		T	μΛ
4.	Input LOW current	$V_{CC} = Max_i, V_i =$	0 V	-		-1	μΛ
V <sub>DC</sub>	Clamp diode voltage	$V_{CC} = Min$ , $I_{ts} = -$	18 mA	-	-0.7	-1.2	V
I <sub>CS</sub>	Short-circuit current	V <sub>CC</sub> = Max., <sup>(3)</sup> V <sub>O</sub>	= GND	-	-	-35	mA
12	D	Kee = Min.	l <sub>(31)</sub> = -20 μA	(1)	4.499	~	V
FOR	Output HIGH voltage	$V_{\rm IN}=V_{\rm II}$	I(31 = -4 mA	3.84	4.3	-	V
20	0.000	No. = Min.	l <sub>13.</sub> = 20 μA	-	.001	(0.)	V
*(st.	Output LOW voltage	$V_{\rm IN}=V_{\rm IH}$	$l_{12} = 4 \text{ mA}$		0.17	0.33	-
łœ	Quiescent power supply current	$V_{CC} = Max.$ $V_{D1} = GND \text{ or } V_{CC}$	, l <sub>0</sub> = 0	100	2	10	μΑ
SWIT	CHING CHARACTER	ISTICS OVER OPE	RATING RANGE, C	1. = 50 pF			5
Sym.	Parameter <sup>(4)</sup>	Test	Conditions	Min.	Тур.	Max.	Unit
40	Propagation delay	A or B to Y		-	9	19	255
G	Input capacitance	$V_{\rm IN} = 0.V$		-	3	10	pF
Gut	Power dissipation ca	pacitance per gate	No load	-	22		pF

### Logic Levels and Noise Margins • Calculation of DC noise margin (DCNM), also called the "noise immunity margin") DCNM = min (VOH<sub>min</sub> – VIH<sub>min</sub>, VIL<sub>max</sub> – VOL<sub>max</sub>)

<u>Example</u>: HC-series CMOS

DCNM = min (4.4 – 3.15, 1.35 – 0.1) = 1.25 v



## Unused ("Spare") Inputs Unused ("spare") CMOS inputs should *never* be left unconnected ("floating") A small amount of circuit noise can temporarily make a floating input look HIGH Instead, unused inputs should be: tied to another input of the same gate tied HIGH (for AND and NAND gates) tied LOW (for OR and NOR gates)

# <section-header><section-header><section-header><section-header><list-item><list-item><list-item><list-item><list-item><list-item><list-item>

### 1. For CMOS gates, V<sub>IHmin</sub> is typically:

- A. 10% of the supply voltage (Vcc)
- B. 30% of the supply voltage (Vcc)
- C. 50% of the supply voltage (Vcc)
- D. 70% of the supply voltage (Vcc)
- E. 90% of the supply voltage (Vcc)

### **2.** For CMOS gates, the *switching threshold* is typically:

- A. 10% of the supply voltage (Vcc)
- B. 30% of the supply voltage (Vcc)
- C. 50% of the supply voltage (Vcc)
- D. 70% of the supply voltage (Vcc)
- E. 90% of the supply voltage (Vcc)

3. If a CMOS gate input voltage is 50% of its V<sub>cc</sub> (supply) voltage, then:
A. the logic gate will dissipate *less* power than it would if the input was 1% of its power supply voltage
B. the logic gate will dissipate *less* power than it would if the input was 99% of its power supply voltage
C. the logic gate will dissipate *more* power than it would if the input was *either* 1% *or* 99% of its power supply voltage
D. the logic gate will dissipate *no* power
E. none of the above



### Reading Assignment: DDPP 4<sup>th</sup> Ed. pp. 103-114, 5<sup>th</sup> Ed. pp. 753-764

Learning Objectives:

- Identify key information contained in a logic device data sheet
   Describe the relationship between logic gate output voltage swi
- Describe the relationship between logic gate output voltage swing and current sourcing/sinking capability
  Describe the difference between "DC loads" and "CMOS loads"
- Calculate  $V_{OL}$  and  $V_{OH}$  of a logic gate based on the "on" resistance of the active device and the amount of current sourced (I\_{OH}) or sunk (I\_{OL}) by the gate output
- Calculate logic gate fan-out and identify a practical lower limit
   Calculate the value of current limiting resistor needed for driving
- an LED
  Describe the deleterious effects associates with loading a gate output beyond its rated specifications

### Outline

- Sourcing and sinking current
- CMOS and DC loads
- Fan-out
- Driving LEDs
- Effects of excessive loading

### Sourcing and Sinking Current

- CMOS gate inputs have a very high impedance and consume very little current from the circuits that drive them
  - -IL the maximum current that flows into the input in the LOW state
  - -IIH the maximum current that flows into the input in the HIGH state

For CMOS logic, the input current is very small (about one microame) – it takes very little power to maintain a CMOS input in either the HIGH or LOW state

### Sourcing and Sinking Current

- IC manufacturers specify a maximum load for the output in each state (HIGH or LOW) and guarantee a worst-case output voltage for that load
  - -IOL<sub>max</sub> the maximum current that the output can "sink" in the LOW state while still maintaining an output voltage *no greater than* VOL<sub>max</sub>
  - -IOH<sub>max</sub> the maximum current that the output can "source" in the HIGH state while still maintaining an output voltage *no less than* VOH<sub>min</sub>



### Sourcing and Sinking Current

- Often times gate outputs need to drive devices that require a non-trivial amount of current to operate – called a *resistive* load or *DC* load
- When driving a resistive load, the output of a CMOS circuit is not nearly as *ideal* as described previously
- In either output state, the CMOS output transistor that is "on" has a non-zero resistance, and a load connected to its output terminal will cause a voltage drop across this resistance

### CMOS and DC Loads

- Consequently, most CMOS devices have two sets of loading specifications:
  - "CMOS loads" device output connected to other CMOS inputs, which require very little current to recognize a "high" input or "low" input
  - "DC loads" device output connected to resistive loads (devices that consume significant current, typically several milliamps)

Note: With "DC loads" the output voltage swing of a CMOS circuit may significantly degrade





### Fan-out

- <u>Definition</u>: The number of gate inputs that a gate output can drive without exceeding its worst-case loading specifications
- depends on characteristics of both the output device and the inputs being driven
- must be examined for both the "sourcing" and "sinking" cases
- limitations due to capacitive loading (impact on rise/fall times may be more of a limiting factor than fan-out or DCNM)

Fan-out = min (  $IOH_{max} / IH, IOL_{max} / IL$ )

DC EL The fol Connie	ECTRICAL CHARAC lowing conditions appl ercial: $T_A = -40^{\circ}$ C to =	TERISTICS OVER y unless otherwise s 85°C, $V_{CC} = 5.0V \pm 10^{-10}$	OPERATING RANG specified: \$%; Military; T <sub>A</sub> = -	E 55°C to +12	s°C, V <sub>CC</sub>	= 5.0 V	10%
Sym.	Parameter	Test C	Conditions <sup>(1)</sup>	Min.	Тур.(2)	Max.	Unit
F21	Input HIGH level	Guaranteed logic F	#GH level	3.15			V.
V <sub>IL</sub>	Input LOW level	Guaranteed logic L	OW level	-	-	1.35	V
411	loput HIGH current	$V_{CC} = Max_{+}V_{l} =$	VCC	-		1	μΛ
4	Input LOW current	$V_{CC} = Max$ , $V_1 = 1$	0 V	-	-	-1	μA
V <sub>IN</sub>	Clamp diode voltage	$V_{CC} = Min$ , $I_{h} = -$	18 mA		-0.7	-1.2	V
400	Short circuit current	$V_{\rm CC} = Max_{\circ}^{\circ} Cli V_{\rm O}$	= GND	-	1.000	-35	mA
	Photos URB to have	Vir = Min.	4 <sub>061</sub> = -20 μA	4.4	4.499	-	V
*CHE	Confrat most voitage	$V_{\rm DI} = V_{\rm B}$	$I_{CH} = -4 \text{ mA}$	3.84	4.3		V.
400	Desired & Chill so Barris	Vor = Min.	L_ 20 μA		.001	0.1	V
*01.	Conpart COW Voltage	$V_{\rm Di}=V_{\rm HI}$	$I_{CL} = 4 \text{ mA}$		0.17	0.33	
4cc	Quiescent power supply current	$V_{CC} = Max.$ $V_{D1} = GND \text{ or } V_{CC}$	. I <sub>O</sub> = 0	1	2	10	μΑ
SWITC	HING CHARACTER	ISTICS OVER OPE	RATING RANGE, C	- 50 pF	<u> </u>		
Sym.	Parameter <sup>(4)</sup>	Test	Conditions	Min.	Тур.	Max.	Unit
40	Propagation delay	A or B to Y		-	9	19	m
G	Input capacitance	$V_{\rm IN} = 0.V$		-	3	10	pt
Ca	Power dissipation car	pacitance per gate	No load		22		uF.



### **Practical Fan-out**

- In a practical application, a gate output may drive a "mixture" of loads
- HIGH-state fan-out The sum of the IIHmax values of all the driven inputs must be *less than or equal* to the IOHmax of the driving output
- LOW-state fan-out The sum of the IILmax values of all the driven inputs must be *less than or equal* to the IOLmax of the driving output

The "practical" fan-out is the *minimum* of the HIGH- and LOW-state fan-outs











DC EI The Its Comun	ECTRICAL CHARAGE flowing conditions app sercial: T <sub>A</sub> = -40°C to -	TERISTICS OVI ly unless otherwise 45°C, F <sub>DE</sub> = 5.0V/	R OPERATING RANG specified: 33% Milliary: $T_A = -$	E 55°C 82+13	erc. K <sub>cc</sub>	= 5.0 V	10%
Sym.	Parameter	Test	Conditions <sup>(1)</sup>	Min.	Typ/III	Max.	4hal
1/mi	Ispat HIGH level	Guaranteed logic	HIGH level	3.15	-	-	V
$V_{0,}$	Input LOW level	Gustanteed logic	LOW invel	-	-	1.31	V.
64	Input HIGH current	$V_{\rm LC} = {\rm Max}_{-} V_{\rm I}^* +$	K <sub>CC</sub>		1.000	- 1	44
1	Ispat LOW current	F(1) = Max., F( =	6 V	-	-	-1	ph
T <sub>IN</sub>	Clamp tilde vidage	$1_{ _{U}} = \mathrm{Min}, \ \mathbf{I}_{\mathrm{N}} =$	-18 mA	-	-0.7	-1.7	V
$l_{em}$	Short-circuit current	Fig. = Max. (0) 8;	,= GND	1	-	-35	mA
	in a summer of	No Min.	4 <sub>31</sub> = -20 μA	4.0	1,029	-	V
100	Carbon Large Longe	$F_{\rm IN}=F_{\rm IL}$	$I_{OH} = -4 \text{ mA}$	3.84	1.3	-	V
	Charles Concerning	Here w Min.	$\delta_{\rm H}=20~\mu{\rm A}$	-	.001	1.0	¥.
12	Challen I Den Arsteille	$F_{[0]}=F_{[0]}$	$J_{1X} = 4 \text{ mA}$		9.17	0.33	
标	Quiescent power supply current	For # Man. For # GND or Fo	c. t <sub>0</sub> = 0		3	10	μΑ
SWIT	CHENG CHARACTER	ISTICS OVER OP	ERATING RANGE, C	~ 50 pf	-	-	1
Sym.	Parameter <sup>(4)</sup>	Test	Conditions	Min.	Typ.	Max.	Unit
44	Propagation delay	A or II to Y		-	9	19	m
4	Input capacitation	Fig = 0.V		-	. 8	10	1 <sup>#</sup>
Cut	Fower dissipation to	pucitioner per gate	No kod		22	-	15



### Effects of Excessive Loading

- Loading a gate output beyond its rated fan-out can have several deleterious effects:
  - in the LOW state, the output voltage (VOL) may increase beyond  $V\mathsf{OL}_{max}$
  - in the HIGH state, the output voltage (VOH) may fall below  $V\text{OH}_{\text{min}}$
  - output rise and fall times may increase beyond their specifications
  - the operating temperature of the device may increase, thereby reducing the reliability of the device and eventually causing device follows









Family "A"				
$V_{CC} = 5 V$	$V_{OH} = 4.4 V$	$V_{OL} = 0.40 \text{ V}$	$V_{\rm IH}=3.60~V$	$V_{IL} = 1.60$
$\mathbf{V}_{\mathrm{TH}} = (\mathbf{V}_{\mathrm{OH}} - \mathbf{V}_{\mathrm{OL}})/2$	$I_{OH} = -4 \text{ mA}$	$I_{OL} = 4 \text{ mA}$	$I_{\rm IH}=0.4~\mu A$	$I_{\rm IL}=-0.4~\mu$
Family "B"				
$V_{CC} = 5 V$	V <sub>OH</sub> = 3.3 V	$V_{OL} = 0.30 \text{ V}$	<b>Y</b> <sub>IH</sub> = 2.60 V	V <sub>IL</sub> = 1.60
$V_{TH} = (V_{OH} - V_{OL})/2$	$I_{OH} = -400 \ \mu A$	$I_{OL} = 8 \text{ mA}$	I <sub>BH</sub> = 40 µA	I <sub>IL</sub> = -0.4 m
Fanout P	= min(4	00/0.4, 8	3/0.0004	) = 100



	DC Cha	racteristics of a	Hypothetical	Logic Family								
	$V_{CC} = 5 V$	$V_{OH} = 3.50 V$	$V_{OL} = 0.50 \ V$	$V_{\rm IH}=2.50~V$	$V_{IL} = 1.00 V$							
	$V_{TH} = (V_{OH} - V_{OL})/2$	$I_{\rm OH}=-5.0~mA$	$I_{OL} = 10 \text{ mA}$	$I_{IH}=500~\mu A$	$I_{IL} = -2.0 \text{ mA}$							
1	1. The <i>DC noise margin</i> for this logic family is:											
	A. 0.50 V B. 1.00 V											
	C. 1.50 V											
	D. 2.00 V	hove										
			Maria	<b>\</b> /								
	DCNM = min (VOH <sub>min</sub> – VIH <sub>min</sub> , VIL <sub>max</sub> – VOL <sub>max</sub> )											

DC Cha	aracteristics of a	a Hypothetical	Logic Family		_					
$V_{CC} = 5 V$	V <sub>OH</sub> = 3.50 V	$V_{OL} = 0.50 V$	V <sub>IH</sub> = 2.50 V	V <sub>IL</sub> = 1.00 V						
$V_{TH} = (V_{OH} - V_{OL})/2$	$I_{\rm OH}=-5.0~mA$	$I_{OL} = 10 \text{ mA}$	$I_{IH}=500\ \mu A$	$I_{IL} = -2.0 \text{ mA}$						
2. The <i>practical fanout</i> for this logic family is:										
A. 1										
B. 2										
C. 5										
D. 10										
E. none of the	above									
Fan-out = min (IOH <sub>max</sub> / IIH, IOL <sub>max</sub> / IL)										



DC Characteristics of a Hypothetical Logic Family											
١	V <sub>CC</sub> = 5 V	V <sub>OH</sub> = 3.50 V	V <sub>OL</sub> = 0.50 V	$V_{IH} = 2.50 \text{ V}$	V <sub>IL</sub> = 1.00 V						
$V_{TH} =$	$(V_{OH} - V_{OL})/2$	$I_{OH} = -5.0 \text{ mA}$	$I_{OL} = 10 \text{ mA}$	$I_{IH}=500\ \mu A$	$I_{IL} = -2.0 \text{ mA}$						
4. When interfacing an LED that has a forward voltage of 1.5 V to this logic family in a <i>current sourcing</i> configuration, maximum brightness will be achieved (within the rated specifications) using a current limiting resistor of the value:											
A. 200	DΩ B. 30	00Ω C. 40	0Ω D. <del>ξ</del>	500Ω E.n	one of these						
						150					

DC Characteristics of a Hypothetical Logic Family												
V <sub>CC</sub> = 5 V	V <sub>OH</sub> = 3.50 V	$V_{OL}=0.50\ V$	$V_{IH} = 2.50 \ V$	V <sub>IL</sub> = 1.00 V								
$V_{\rm TH} = (V_{\rm OH} - V_{\rm OL})/2$	$I_{OH} = -5.0 \text{ mA}$	$I_{OL} = 10 \text{ mA}$	$I_{IH}=500\ \mu A$	$I_{IL} = -2.0 \text{ mA}$								
<b>5</b> . When interfacing an <b>LED</b> that has a <b>forward voltage of 1.5 V</b> to this logic family in a <i>current sinking</i> configuration, <b>maximum brightness</b> will be achieved (within the rated specifications) using a current limiting resistor of the value:												
Α. 200Ω Β. 3	00Ω C. 40	0Ω D. 5	500Ω E.n	one of these	)							
					151							



### Reading Assignment: *DDPP* 4<sup>th</sup> Ed. pp. 114-122, 5<sup>th</sup> Ed. pp. 764-778

Learning Objectives:

- Define propagation delay and list the factors that contribute to it
- Define transition time and list the factors that contribute to it
- Estimate the transition time of a CMOS gate output based on the "on" resistance of the active device and the capacitive load
- Describe ways in which load capacitance can be minimized

### Outline

- Overview
- Propagation delay
- Transition time
- Equivalent circuit transition time analysis
  - Calculation
    Estimation
- Load capacitance

### Overview

- The speed and power dissipation of a CMOS device depend on the dynamic ("AC") characteristics of the device and its load
- Logic designers must carefully examine the effects of output loading and redesign where the loading is too high
- Speed (performance) depends on two characteristics:
  - propagation delay
  - transition time

### **Time Matters**

- Logic gates require a certain amount of "think time" to produce a new output in response to changing inputs – referred to as the propagation delay of the gate
- Logic gate outputs can not change from a low voltage to a high voltage (or vice-versa) "instantaneously" – referred to as the transition time of the gate
- A timing diagram can be used to show how a logic circuit responds to time-varying input signals

THINK

TIME!



### **Propagation Delay – Definition**

- <u>Definition</u>: The electrical path from a particular input signal of a logic element to its output signal is called a signal path
- <u>Definition</u>: The amount of time it takes for a change in an input signal to cause a corresponding change in a gate's output signal is called the *propagation delay* (tp)
- The propagation delay for an output signal going from LOW-to-HIGH (tPLH) may be different than the propagation delay of that signal going from HIGH-to-LOW (tPHL)



### Propagation Delay – Why Non-zero

- Several factors lead to *non-zero* propagation delays in CMOS circuits:
  - the rate at which transistors change state is influenced both by semiconductor physics and the circuit environment (input signal transition time, input capacitance, and output loading)
  - multistage devices (e.g., non-inverting gates) may require several internal transistors to change state before the output can change state







### Transition Time - Endpoints

- To avoid difficulties in defining the endpoints, transition times are normally measured one of two different ways:

   at the boundaries of the valid logic levels (i.e., VIH<sub>min</sub> and VIL<sub>max</sub>)
  - at the 10% and 90% points of the output waveform
- Using the first convention (above), the rise and fall times indicate how long it takes for an output signal to pass through the (undefined) *indeterminate region* between LOW and HIGH



### **Transition Time – Factors**

- The transition times of a CMOS circuit depend mainly on two factors:
  - the "on" transistor resistance
  - the load capacitance
- Stray capacitance (called an "AC load") arises from at least three different sources:
  - output circuits including transistors, internal wiring, and packaging
  - wiring that connects a gate output to other gate inputs
  - input circuits including transistors, internal wiring, and packaging

### Transition Time - Equivalent Circuit

- A gate output's load can be modeled by an equivalent load circuit with 3 components:
  - RL and VL represent the DC load they determine the steady state voltages and currents present and do not have much effect on transition times
  - CL represents the AC (capacitive) load it determines the voltages and currents present while the output is changing, as well as how long it takes to change from one state to another









### Example

• Given that a CMOS inverter's P-channel MOSFET has an ON resistance of 200 $\Omega$ , that its N-channel MOSFET has an ON resistance of 100 $\Omega$ , and that the capacitive (or AC) load C<sub>L</sub> = 200 pF, calculate the fall time





### **Transition Time Estimation**

 <u>Rule of Thumb</u>: In practical circuits, the transition time can be *estimated* using the RC time constant of the charging or discharging circuit



## $\begin{array}{l} \hline \label{eq:standard} \hline \mbox{Example} - \mbox{Transition Time Estimates} \\ \hline \mbox{Given that a CMOS inverter's P-channel MOSFET has an ON resistance of 2000 that its N-channel MOSFET has an ON resistance of 1000, and that the capacitive (or "A.C.") load C_L = 200 pF, estimate the fall time and rise time \\ \hline \mbox{Fall time estimate:} \\ \hline \mbox{Fall time estimate:} \\ \hline \mbox{R}_N X C_L = 100 X 200 pF \\ = 1 X 10^2 X 2 X 10^{-10} \\ = 2 X 10^{-8} = 20 X 10^{-9} \\ = 20 \text{ ns} \\ \hline \mbox{R}_N X C_N = 100 X 10^{-9} \\ = 40 \text{ ns} \end{array}$

### Load Capacitance

- <u>Conclusion</u>: An increase in load capacitance causes an increase in the RC time constant and a corresponding increase in the output transition (rise/fall) times
- Load capacitance must be *minimized* to obtain high circuit performance – this can be achieved by:
   minimizing the number of inputs driven by a given
- minimizing the number of inputs driven by a given signal
- creating multiple copies of the signal (using "buffers")
   careful *physical layout* of the circuit













### Reading Assignment: DDPP 4<sup>th</sup> Ed. pp. 122-124, 5<sup>th</sup> Ed. pp. 771-773

Learning Objectives:

- Identify sources of dynamic power dissipation
- Plot power dissipation of CMOS logic circuits as a function of operating frequency
- Plot power dissipation of CMOS logic circuits as a function of power supply voltage
- Describe the function and utility of decoupling capacitors

### Outline

- Overview
- Dynamic power dissipation
- Power dissipation as a function of operating frequency
- Power dissipation as a function of supply voltage
- Current spikes and decoupling

### Overview

- <u>Definition</u>: The power dissipation (consumption) of a CMOS circuit whose output is *not changing* is called *static* (*quiescent*) power dissipation
- Most CMOS circuits have very low static power dissipation
- CMOS circuits only dissipate a significant amount of power during *transitions* – this is called *dynamic power dissipation*

### **Dynamic Power Dissipation**

• Sources of dynamic power dissipation:

- the partial "short-circuiting" of the CMOS output structure (e.g., when the input voltage is not close to one of the power supply rails) – called
   "H<sub>T</sub>" (power due to output transitions)
- the capacitive load on the output (power is dissipated in the "on" resistance of the active transistor to charge/discharge the capacitive load) - called "P\_" (power due to charging/discharging load)

### **Power Consumption**

- Total dynamic power dissipation (P<sub>T</sub> + P<sub>L</sub>) is proportional to the square of the power supply voltage times the transition frequency
- Conclusions:
  - power dissipation increases *linearly* as the frequency of operation increases
  - reducing the power supply voltage results in a quadratic reduction of the power dissipation





### **Current Spikes and Decoupling**

- When a CMOS gate output changes state, the P- and N-channel transistors are both partially on simultaneously, causing a *current spike*
- Current spikes often show up as *noise* on the power supply and ground connections
- Decoupling capacitors (between Vcc and GND) must be distributed throughout a printed circuit board (PCB) to serve as a source of instantaneous current during output transitions – this helps mitigate noise and improve signal quality



 Assume a CMOS microprocessor dissipates 100 milliwatts of power when operated at a clock frequency of 100 MHz with a supply voltage of 5 V. If the frequency of operation is reduced from 100 MHz to 40 MHz (and the supply voltage remains 5 V), the power dissipation will be reduced to:
 A. 16 mW B. 25 mW C. 40 mW D. 64 mW E. none of these



 Assume a CMOS microprocessor dissipates 100 milliwatts of power when operated at a clock frequency of 100 MHz with a supply voltage of 5 V. If the frequency of operation is reduced to 1 Hz (and the supply voltage remains 5 V), the power dissipation will be reduced to (approximately):

A. 16 mW B. 25 mW C. 40 mW D. 64 mW E. none of these



### Reading Assignment: DDPP 4<sup>th</sup> Ed. pp. 129-131, 5<sup>th</sup> Ed. Pp. 778-781

Learning Objectives:

- Define hysteresis and describe the operation of Schmitt-trigger inputs
- Describe the operation and utility of a transmission gate

### Outline:

- Overview
- Schmitt-trigger inputs
- Transmission gates

### Overview

- The basic CMOS circuit has been "tailored" in many ways to produce gates for specific applications
- This circuit tailoring has been motivated by the need for:
   higher performance than can be achieved with "standard" NAND/NOR gates
- "conditioning" noisy, slowly changing logic signals
- allowing logic elements to communicate via buses







### Schmitt-Trigger Inputs

### • Observations:

- Schmitt-trigger inputs have better noise immunity margin than ordinary gates for noisy or slowly changing signals
- "Distorted" logic signals of this type typically occur in *physically long connections*, such as I/O buses and computer interface cables

<u>Rule of "foot"</u> – Logic-level signals can be sent reliably over a cable for only a *few feet* 



### **Transmission Gates** atters: Purdue Acade The P- and N-channel transistor pair can be connected together to form a logic-controlled switch, called a transmission gate Control signals EN\_L and EN are at opposite levels When EN is asserted, there is a low-impedance connection between A and B; when EN is negated, A and B are disconnected Introduction to Digital System Design EN\_L xer (input Module 1-J tor switch) can onstructed using **Three-State and Open-Drain Outputs** of transmission and an inverter ΕN

### Reading Assignment: DDPP 4<sup>th</sup> Ed. pp. 132-136, 138-141; 5<sup>th</sup> Ed., pp. 781-785, 787-790

### Learning Objectives:

- Define high-impedance state and describe the operation of a tri-state buffer
- a difference open drain as it applies to a CMOS logic gate output and calculate the value of pull-up resistor needed
- Describe how to create "wired logic" functions using open drain logic gates
   Calculate the value of null up resister peeded for an open
- Calculate the value of pull-up resistor needed for an open drain logic gate

### Outline

- Three-state (tri-state) outputs
- CMOS tri-state buffer circuit
- Tri-state buffer application buses
- Tri-state buffer float delay
- Open drain outputs
- Driving LEDs
- Wired logic
- Pull-up resistor calculations

### Three-State (Tri-State) Outputs

- S.
- <u>Definition</u>: A gate output that has a third "electrical state" is called a *three-state output* (or *tri-state output*)
   This third electrical state is called the *high impedance*, *Hi-Z*, or *floating* state
- In the high impedance state, the gate output effectively appears to be disconnected from the rest of the circuit
- Three-state devices have an extra input, typically called the Output Enable (OE), for enabling data to "flow through" the device (when asserted) or placing the output in the high impedance state (when negated)









### Tri-State Buffer Application – Buses

 <u>Definition</u>: A bus is a collection of signals with a "common purpose" (e.g., sending the address of an item in memory, sending the data to be written to memory, etc.)



- to create *buses* over which digital subsystems can (bi-directionally) send and receive data
- A bus transceiver contains pairs of tri-state buffers connected in opposite directions between each pair of pins, so that data can be transferred in *either direction*

### Tri-State Buffer Float Delay

- Tri-state outputs are typically designed so that they go into the Hi-Z (high impedance) state faster than they come out of the Hi-Z state (i.e.,  $t_{pLZ}$  and  $t_{pHZ}$  are both less than  $t_{pZL}$  and  $t_{pZH}$ )
- The time it takes to go from a "driven" state (valid logic level) to the Hi-Z "floating" state is called the *float delay*
- Given this "rule", if one tri-state device is disabled and another tri-state device is enabled simultaneously, then the first device will get off the bus before the second one gets on – this helps prevent fighting

### **Open-Drain Outputs**

- Definition: A CMOS output structure that does not include a P-channel (pull-up) transistor is called an open-drain output
- An open-drain output is in one of two states: LOW or "open" (i.e., disconnected)
- An underscored diamond (or "O.D.") is used to indicate that an output is open drain
- An open-drain output requires an external pull-up resistor to passively pull it high in the "open" state (since the output structure does NOT include a P-channel active pull-up)









### Pull-up Resistor Calculations

 In open-drain applications, two calculations bracket the allowable values of the pull-up resistor R:

 LOW The sum of the current through R plus the LOW state input currents of the gate inputs driven *must not exceed* the IoL<sub>max</sub> of the active device
 HIGH The voltage drop across R in the HIGH state *must not reduce* the output voltage below the VIH<sub>max</sub> of the driven gate inputs





































