Using ispLever Classic Project Navigator and Dataman

<u>IspLever Classic Project Navigator</u> – used to create a new project, write a Verilog module, synthesize it, and create a JED file

Dataman – used to program the created JED file onto an IC (GAL22V10 for Lab6)

A) ispLever Classic Project Navigator

- 1. Create a new folder on Desktop named "Lab6" (U:\Desktop\Lab6)
- 2. Open *ispLever Classic Project Navigator* from Start Menu



3. File \rightarrow New Project

ispLEVER Project Navigator		
File View Source Process	Options	Tools Window Help
D New Project	CtrieN	
Open Project	Ctrl+O	Document or current occurrent
Open Example	Ctrl+E	
<u>Close Project</u>		
Ed Save	Ctrl+S	
Save <u>A</u> t		
Archige Current Project		
Open Agchived Project		
Eroject Path		
New Device		
Relete Device		
Clean Up		
🞯 Clean Up All		
Recent Projects	,	
Egit		
x		
3		
Automake Log	_	
Create a new project		
Create a new project		74684
	CLASSER	- D 6 106/2015

4. Project Name: Lab6
Location: Choose the Lab6 folder you created on your desktop
Design Entry Type: Verilog HDL
Synthesis Tools: Synplify Simulator Tools – Active HDL
Click on "Next"

🟭 ispLEVER Project Navigator		_ O X
File View Source Process Options Tools Window Help		
🗋 🗅 🖆 🔛 🕸 🕍 😭 💓 170 CD 🔲 🗰 🐘 🎒 🎗 😢		
Sources in Project:	Processes for current source:	
	Project Wizard 33 Project Name: Lab6 Location: U1Desktop1Lab6 Design Entry Type: Synthesis Tools: Schematic/ABEL Synthesis Tools: Schematic/HDL Simulator Tools: EDF Settive HDL Verse HDL Simulator Tools: EDF Settive HDL Verse HDL Simulator Tools: EDF Settive HDL Verse HDL Settive HDL	
Ready		

5. Check Show Obsolete Devices Family – Select GAL Device – GAL22V10C
Package type: 24PDIP
Part Name: GAL22V10C-10LP
(leave everything else as it is)
Click on "Next"

ispLEVER Project Navigator	
File View Source Process Options Tools Window Help	
🗋 🗅 🚅 🗑 🖄 😭 💓 170 CRD 🔲 🖼 📓 🤶 🕺	
Sources in Project:	Processes for current source:
	Project Wizard - Select Device X Select Device: Femily: Device: GAL Device: GAL22V10C Benty: GAL Device: GAL22V10B Cal22V10B UspCDX Device: GAL22V10B Cal22V10B Uo cells: 10 Dorn: Uo pins: 10 Dedicated input: Dedicated input: 11 Output: Operating conditions: Power: 130 mA
	Part Nene: [c4Lo2Vr1005101B] □ Use I/O Assistant Flow If Use I/O Assistant Flow If Show Obsolete Devices < Back Next > Prish Cancel Help
Ready	

6. Click on "Next" again (we will add a source file later)

ispLEVER Project Navigator			
ile View Source Process	Options Tools Window Help		
口喝問会哭喝麼	0 CD 0 🖂 🕸 🐞 👹 🖇 😽		
Source in Project	Processes for current source:	Project Wand - Add Source Add Source Source Doore Pe Source Type Cay Source to Work Deckay < Back Hera Cay Source to Work Deckay	
Automake Log /	14		
leady			
🚳 🛅 👩	🧱 🖭 🧭		- 🗂 🌜 7:24 PM

7. Click on "Finish"

🧮 ispLEVER Project Navigator		_ _ X
File View Source Process Options Tools Window Help		
🛛 🖻 🖬 🕸 🎽 📽 😻 100 CAD 🔲 🗃 🐘 🏥 🤶 K?		
Sources in Project:	Processes for current source:	
	Project Wizard - Project Information 22 The new project will be generated with the following specifications: Project Project Name: Lab6 Project Title Lab6 Project Tote Lab6 Project Tote Lab6 Project Tote Lab6 Project Tote Lab6 Project Tote Lab6 Project Constant, U/Dealdop Uzb6 Project Strate Tope Vielog HDD Device: G4L22/10C-10LP Synthesis: Symptry Synthesis: Symptry	
X T	Cancel Help	
		_
Automake Log		×
Ready		

8. It should look like this now

🔛 ispLEVER Project Navigator - [U:\Desktop\Lab6\Lab6.syn]		_ _ X
File View Source Process Options Tools Window Help		
🛛 🖙 🖬 🕸 🛣 😭 😼 100 CID 🔲 📾 👪 🛍 🔋 😢		
Sources in Project:	Processes for current source:	
Lab6	🖸 Link Design	
Documents	Linked Equations	
GAL22V10C-10LP	G Fit Design	
Verlog Variables	Pre-Fit Equations	
	Fitter Report	
	Signal Cross Reference	
	Create Fuse Map	
	Chip Report	
	JEDEC File	
	Verlog Post-Route Simulation Model	
	VHDL Post-Route Simulation Model	
× ispLEVER Auto-Make Log File		
<u> </u>		
Starting: 'C:\ispLEVER_Classic1_7\ispcpld\BIN\checkin:	i.exe -err=automake.err "C:\ispLEVER_Classic1_7\ispcpld\config\gen_GAL.ini"'	
Done: completed successfully.		
		-
Automake Log		۰. ۲
Ready		Pure Verilog HDL Synplify

9. Right click on "GAL22V10C-10LP" and select "New"

🚑 ispLEVER Project Navigator - [U:\Desktop\Lab6\Lab6.syn]		X				
File View Source Process Options Tools Window Help						
🛛 🖙 🖬 🕸 🛣 😭 😼 1 vo c/d 🗐 📪 🗟 🏥 🤋 😢						
Sources in Project:	Processes for current source:					
Lab6	🖸 Link Design					
Documents	Linked Equations					
GAL22V10C-10LP	C Fit Design					
Verilog Select New Device	Pre-Fit Equations					
<u>N</u> ew	Post-Fit Equations					
Import	Fitter Report					
Search <u>P</u> ath	Create Fuse Man					
· · · · · · · · · · · · · · · · · · ·	Chip Report					
Import verilog variables	JEDEC File					
View Constraint/Preference file	Verilog Post-Route Simulation Model					
	VHDL Post-Route Simulation Model					
× ispLEVER Auto-Make Log File		_				
Starting: 'C:NispLEVER_Classic1_7\ispcpld\BIN\checkini.exe -err=automake.err "C:NispLEVER_Classic1_7\ispcpld\config\gen_GAL.ini"'						
Done: completed successfully.						
		_				
Automake Log						
Add the new source to the project	-	Pure Verilog HDL Synplify				

10. Select Verilog Module and click "OK"

🔝 ispLEVER Project Navigator - [U:\Desktop\Lab6\Lab6.syn]		X
File View Source Process Options Tools Window Help		
📗 🗅 🚅 🖬 🕸 🕍 😭 😼 1 1/0 C/D 🔲 🧱 🐘 🎒 🤶 🌾		
Sources in Project:	Processes for current source:	
Lab6 Documents GAL22V10C-10LP Verilog Variables Verilog Variables	 Link Design Linked Equations Fit Design Pre-Fit Equations Pre-Fit Equations Fither Report Signal Cross Reference Create Fuse Map Create Fuse Map JEDEC File Verilog Post-Route Simulation Model VHDL Post-Route Simulation Model 	
× ispLEVER Auto-Make Log File		<u> </u>
Starting: 'C:\ispLEVER_Classic1_7\ispcpld\BIN\checkini	i.exe -err=automake.err "C:\ispLEVER_Classic1_7\ispopld\config\gen_GAL.ini"'	
		_
		-
Automake Log		
Ready		Pure Verilog HDL Synplify

11. The TEXT editor will open

Give any module name, file name and title (avoid spaces in names) Here, we are using "Lab6" for all these Click "OK"

Part Editor					-	
File View Templates To	ools Options Help					
		2	8			
Nev	v Verilog Module					
	Module Name: Lab	6				
	File Name: Lab	6				
	Port Name	Direction	MSB	LSB		
	<ОК	III Cancel	Browse	,		
	Rec Off		NUM			

12. A file called "Lab6.v" will be created and a "Verilog Variables" file will be present; add your code in the "Lab6.v" file and then <u>Save</u> the file (*see the Module 2 Class Presentation Slides to learn how to code in Verilog – the example programs will prove to be helpful*)

🧮 ispLEVER Project Navigator - [U/\Desktop\Lab6\Lab6.syn]			
File View Source Process Options Tools Window Help	<i>q</i>	Text Editor - [lab6.v]	X
Sources in Project: Dato Sources in Project: Sources in Project: Sou	Processes for current source:	acdule Labé(); endnodule	
JispLEVER Auto-Make Log File Jupdating. Hierarchy Start to record tol script. Finished recording TCL script. Starting: 'C:\ispLEVER_Classicl_7\ispcpld\BI Dome: completed successfully.	N∖wlog2jhd exe *lab6.v* –p *C:\ispLEVER_Classic	7·	
Automake Log		(m) [In 1 Col 1 5 WR Rec Off No Wrap DOS INS	NUM Document: 1 of 1
Ready		Pure Venlo	g HDL Synplify

13. Return to the **ispLever Project Navigator** and you should see "Lab6.v" under "GAL22V10C-10LP" Click on "Lab6.v" and then on the right side under "Processes for current source" right click on "Synplify Synthesize Verilog File" and then select "Start"



14. If there are errors they will appear on the Automake Log below, along with the line number; correct the errors that have been identified in the "Lab6.v" file



15. Once all errors have been cleaned up repeat Step 13. You should see "Synplicity VHDL/Verilog HDL Synthesizer finished successfully" in the Automake Log window:



16. Again in the ispLever Project Navigator click on "GAL22V10C-10LP"

Then on right side you will see "Link Design", "Fit Design", "Create Fuse Map". Right click on each and select "Start" in the order: Link Design \rightarrow Fit Design \rightarrow Create Fuse map *If all steps pass, it should look like this:*

🗱 ispLEVER Project Navigator - [U:\Desktop\Lab6\Lab6.syn]						
File View Source Process Options Tools Window Help						
🛛 🗖 📓 🖓 👗 🚰 😼 🗤 🕫 🕅 🖏 👘 🕅 😵						
Sources in Project:	Processes for current source:					
Lab6	V Link Design					
Documents	Linked Equations					
GAL22V10C-10LP	P 🖓 🗘 Fit Design					
[Lab6 (lab6.v)]	Pre-Fit Equations					
Verilog Variables	Post-Fit Equations					
	A Signal Coorse Reference					
	A Signal closs Reference					
	Chine Root					
	JEDEC File					
	Verilog Post-Route Simulation Model					
	UHDL Post-Route Simulation Model					
12 of 122 terms used: 0 meeters loaded		<u> </u>				
Programmer load file: 'lab6.jed'						
Generating report Report file: 'lab6 rpt'						
FUSEASM complete. lime: 1 second						
Done: completed successfully.						
Starting: 'C:\ispLEVER_Classic1_7\ispcpld\BIN\synsvf	Starting: "C:\ispLEVER_Classic1_7\ispcpld\BIN\synsvf.exe -exe "C:\ispLEVER_Classic1_7\ispvmsystem/ispufv" -prj lab6 -if lab6.jed -j2s -log lab6.svl -gui'					
Need not generate svf file according to the constrain	nts, exit					
Pone. compreted successfully.		•				
Automake Log		•				
Ready	Pure Verilog HDL Syng	plify //				

17. Verify that "lab6.jed" file is created in Lab6 folder on desktop U:\Desktop\Lab6\lab6.jed

B) <u>DATAMAN</u>

1. Open Dataman-Pro PG4UW



2. Select Programmer "Programmer \rightarrow Find Programmer \rightarrow Dataman-40Pro \rightarrow Connect"



3. "Select Device" - the second one



4. Type in "atf22v10c" in the Search bar and select the one with "none adapter required"



5. BE VERY CAREFUL COMPLETING THIS STEP: Make sure you select the <u>actual</u> device that you have (in your parts kit) and place it carefully in the DATAMAN programmer socket – also, be very careful to avoid <u>static discharge</u> when handling your chip.

Part name to select – ATF22V10C=15PU (*NOTE: You may have a different part in your kit*) Click "OK"





6. Click on "Erase" first



7. Click on "Yes"



8. You should see "OK" status and green "GOOD" light on Dataman Programmer Device. After that click on NO (no need to repeat it again).



 Now we have erased the old program on the GAL22V10C device. Now we need to program the new JED file that we have created onto it...but first we need to load the new JED file. Click on "LOAD"



10. Select the new "lab6.jed" file you created using ispLever. Click "OK"



11. Now select "PROGRAM"



12. Click "YES"



13. Again you should see "OK" status and green "GOOD" light on the Dataman Programmer Device. After that click on "NO" (no need to repeat it again).



YOUR GAL DEVICE IS PROGRAMMED NOW AND YOU NEED TO CONNECT THE INPUT PINS AND OUTPUT PINS CORRECTLY ON THE BREADBOARD.