


**Homework 4***Due at the beginning of your scheduled lab period*Last Name (Printed): KEY Lab Div: \_\_\_\_\_ Date: \_\_\_\_\_E-mail: \_\_\_\_\_@purdue.edu Signature: 18 PTS

*Printed copies of these pages along with your original (hand-annotated, not photocopied) written solution in the space provided (unless otherwise indicated) are required in order to receive credit. NOTE: The purpose of homework is to provide an opportunity for practicing the kinds of problems you will be asked to solve on quizzes and exams – copying the work of someone else does not accomplish this.*

1. [12 pts] Given the circuit, below, calculate  $V_{in}$  (the CMOS inverter input voltage) for each of the cases indicated along with the current **individually** sunk by each active open drain gate. Show your calculations. (LOs 1-34 and 1-35).

est. ON resistance  
 $0.33 / 0.006 = 55 \Omega$

**CMOS Inverter:**

$I_{IH} = +2 \mu A$

$I_{IL} = -2 \mu A$

**Open-drain (O.D.) CMOS NAND gates:**

$V_{OLmax} = 0.33 V @ I_{OLmax} = +6 mA$

**Off-state leakage current = +25  $\mu A$**

A	B	C	O.D. Equivalent ON Resistance	$V_{in}$ to Inverter	Current Sunk by Each Active O.D. Gate
0 V	0 V	0 V	—	4.923 V	25 $\mu A$ - leakage only
5 V	0 V	0 V	1055 $\Omega$	0.261 V	4.74 mA
5 V	5 V	0 V	1027.5 $\Omega$	0.134 V	2.43 mA
5 V	5 V	5 V	1018.3 $\Omega$	0.090 V	1.64 mA

all off

$$\text{leakage} = 3 \times 25 \mu A + I_{IH} = 77 \mu A$$

$$V_{in} = 5 - (77 \times 10^{-6}) \times 10^3 = 4.923 V$$

2. [6 pts] Given the circuit, below, along with its Vi-Vo (input – output voltage) relationship, determine the following (show calculations where applicable):

- a. estimate the ON resistance of the O.D. NAND gate (LO 1-25)

$$\text{fall time} = 5 \text{ ns} = R_{\text{on}} \times 100 \text{ pF} \rightarrow R_{\text{on}} = 50 \Omega$$

- b. estimate the value of the pull-up resistor (LO 1-36)

$$\text{rise time} = 35 \text{ ns} = R_{\text{pullup}} \times 100 \text{ pF} \rightarrow R_{\text{pullup}} = 350 \Omega$$

- c. estimate the  $t_{\text{TLH}}$  of the O.D. NAND gate (LO 1-25)

$$\text{rise time} = 35 \text{ ns}$$

- d. estimate the  $t_{\text{THL}}$  of the O.D. NAND gate (LO 1-25)

$$\text{fall time} = 5 \text{ ns}$$

- e. estimate the  $t_{\text{PHL}}$  of the O.D. NAND gate (LO 1-23)

$$\text{fall propagation delay} = 5 \text{ ns}$$

- f. estimate the  $t_{\text{PLH}}$  of the O.D. NAND gate (LO 1-23)

$$\text{rise propagation delay} = 17.5 \text{ ns}$$

