OUTCOME #4: "an ability to analyze and design computer logic circuits."

Multiple Choice – select the <u>single</u> most appropriate response for each question. *Note that "none of the above" MAY be a VALID ANSWER.* 

## Place answers on the supplied BUBBLE SHEET only – nothing written here will be graded.

- Assuming the CF condition code bit is initially cleared, a sequence of arithmetic operations that could be performed on the Raulmatic 716 to verify that CF was properly being set and subsequently cleared is:
  - (A) 1111 1110 followed by 1111 + 1110
  - (B) 0010 0011 followed by 0010 + 0011
  - (C) 0010 0001 followed by 0010 + 0001
  - (D) 0001 1110 followed by 0001 + 1110
  - (E) none of the above
- 2. If the **output port pins** of the Raulmatic 716 had <u>**not**</u> been latched, data written to the output port **would remain on its pins**:
  - (A) until another OUT instruction writes different data to the port
  - (B) only during the execute cycle of an OUT instruction
  - (C) only while the clock signal is high during the execute cycle of an OUT instruction
  - (D) until the next instruction is executed
  - (E) none of the above
- If a 4-bit adder/subtractor was realized as shown, the minimum number of product terms required to realize the equation for C[0] (when all the nodes are collapsed) would be:
  - (A) 2
  - (B) 4
  - (C) 6
  - (D) 8
  - (E) none of the above
- If a 4-bit adder/subtractor was realized as shown, the minimum number of product terms required to realize the equation for SD[0] (when all the nodes are collapsed) would be:
  - (A) 2
  - (B) 4
  - (C) 6
  - (D) 8
  - (E) none of the above

```
module add_sub_4 (X, Y, M, C, SD);
  // 4-bit adder/subtractor
  // M = 0 perform add, M = 1 perform subtract
                                 // operands
  input wire [3:0] X, Y;
                                 // add/sub mode
  input wire M;
  output wire [3:0] C;
                                 // carry
// sum/difference
  output wire [3:0] SD;
  wire [3:0] G, P;
  // CLA Generate functions
  assign G = X & (Y ^{ ( { 4 { M } } ) ; }
  // CLA Propagate functions
  assign P = X ^ (Y ^ {4{M}});
  // CLA Carry function definitions
  assign C[0] = G[0] | M&P[0];
  assign C[1] = G[1] | G[0]\&P[1] | M\&P[0]\&P[1];
assign C[2] = G[2] | G[1]\&P[2] | G[0]\&P[1]\&P[2] | M&P[0]\&P[1]\&P[2];
  assign C[3] = G[3] | G[2]&P[3] | G[1]&P[2]&P[3]
                        G[0]&P[1]&P[2]&P[3]
M&P[0]&P[1]&P[2]&P[3];
  // CLA Sum/Difference equations
  assign SD[0] = M ^ P[0];
  assign SD[3:1] = C[2:0] ^ P[3:1];
```

endmodule

A <sub>1</sub>	A <sub>0</sub>	B1	B <sub>0</sub>	?	С	Ζ	Ν	V
0	0	0	0	(A) = (B)	1	1	0	0
0	0	0	1	(A) < (B)	0	0	1	0
0	0	1	0	(A) < (B)	0	0	1	1
0	0	1	1	(A) < (B)	0	0	0	0
0	1	0	0	(A) > (B)	1	0	0	0
0	1	0	1	(A) = (B)	1	1	0	0
0	1	1	0	(A) < (B)	0	0	1	1
0	1	1	1	(A) < (B)	0	0	1	1
1	0	0	0	(A) > (B)	1	0	1	0
1	0	0	1	(A) > (B)	1	0	0	1
1	0	1	0	(A) = (B)	1	1	0	0
1	0	1	1	(A) < (B)	0	0	1	0
1	1	0	0	(A) > (B)	1	0	1	0
1	1	0	1	(A) > (B)	1	0	1	0
1	1	1	0	(A) > (B)	1	0	0	0
1	1	1	1	(A) = (B)	1	1	0	0

The following chart applies to questions 5 and 6:



5. The function for "A less than or equal to B" ( $F_{A \le B}$ ) can be expressed as:

- (A) **F**A≤B = C·Z′
- (B)  $F_{A \leq B} = C' + Z$
- (C)  $F_{A \le B} = N' \cdot V + N \cdot V'$
- (D) **F**<sub>A≤B</sub> = **N'**·**V'** + **N**·**V**
- (E) none of the above
- 6. The function for "A greater than B"  $(F_{A>B})$  can be expressed as:
  - (A)  $F_{A>B} = C \cdot Z'$
  - (B)  $F_{A>B} = C' + Z$
  - (C)  $F_{A>B} = N' \cdot V + N \cdot V'$
  - (D)  $F_{A>B} = N' \cdot V' + N \cdot V$
  - (E) none of the above

## The following circuit (using full-adder cells) applies to questions 7 through 9:



- 7. The function performed by this circuit is:
  - (A) multiply a 2-bit unsigned binary number by a 3-bit number
  - (B) multiply a 3-bit unsigned binary number by a 3-bit number
  - (C) multiply a 4-bit unsigned binary number by a 2-bit number
  - (D) multiply a 5-bit unsigned binary number by a 2-bit number
  - (E) none of the above
- 8. If each AND gate produces its output in N nanoseconds, and each full adder cell produces its carry (C) output in 2N nanoseconds and its sum (S) output in 3N nanoseconds, then the worst case propagation delay for the entire circuit (in nanoseconds) will be:
  - (A) 10 N (B) 11 N (C) 12 N (D) 13 N (E) none of these
- 9. If all of the Xi and Yi inputs are set to 1, the output P<sub>5</sub>P<sub>4</sub>P<sub>3</sub>P<sub>2</sub>P<sub>1</sub>P<sub>0</sub> produced will be:
  - (A) **010010**
  - (B) **000110**
  - (C) **101101**
  - (D) **011110**
  - (E) none of the above

The following block diagram for a BCD full adder applies to questions 10 and 11:





## 10. Correction circuit output Cout is equal to:

- (A) **Z4' + Z3•Z2 + Z3•Z1**
- (B) **Z4 + Z3•Z2 + Z3•Z1**
- (C) **Z4 + Z3'•Z2' + Z3•Z1**
- (D) **Z4 + Z3•Z2 + Z3'•Z1'**
- (E) none of the above
- 11. If X[3:0] = 0111, Y[3:0] = 0110, and Cin = 1, the value output by the correction circuit {Cout S[3:0]} will be:
  - (A) **0 1 0 1 0**
  - (B) **0 1 0 1 1**
  - (C) **1 0000**
  - (D) 1 0100
  - (E) none of the above

The following figure applies to questions 12 through 15. It represents a single bit "i" of an n-bit ALU. Assume the least significant bit carry in  $(C_{-1})$  is set equal to ALX•ALY.



- 12. If the input control combination AOE=0, ALE=1, ALX=0, ALY=0 is applied to this circuit, the function performed will be:
  - (A) LDA (B) ADD (C) SUB (D) XOR (E) CLR
- 13. If the input control combination AOE=0, ALE=1, ALX=0, ALY=1 is applied to this circuit, the function performed will be:
  - (A) LDA (B) ADD (C) SUB (D) XOR (E) CLR
- 14. If the input control combination AOE=0, ALE=1, ALX=1, ALY=1 is applied to this circuit, the function performed will be:
  - (A) LDA (B) ADD (C) SUB (D) XOR (E) CLR
- 15. The equation realized by the multiplexer generating the Xin input to the full adder can be expressed as a dataflow assignment in Verilog as:

(A) Xin = DBi\_z & (~ALX | ~ALY) | ( ALX & ALY & ~DBi\_z); (B) Xin = DBi\_z & ( ALX | ~ALY) | (~ALX & ALY & ~DBi\_z); (C) Xin = DBi\_z & (~ALX | ALY) | ( ALX & ~ALY & ~DBi\_z); (D) Xin = DBi\_z & ( ALX | ALY) | (~ALX & ~ALY & ~DBi\_z); (E) none of the above

Opcode	Mnemonic	Description	Opcode	Mnem	Description
0 0 0	HLT	Stop execution	100	PPA	$(A) \leftarrow (A) + ((SP)), (SP) \leftarrow (SP) + 1$
001	LDA addr	(A)←(addr)	101	PPS	$(A) \leftarrow (A) - ((SP)), (SP) \leftarrow (SP) + 1$
0 1 0	STA addr	(addr)←(A)	110	PPX	$(A) \leftarrow (A) \oplus ((SP)), (SP) \leftarrow (SP)+1$
011	JMP addr	(PC)← addr	111	PSH	$(SP) \leftarrow (SP) - 1, ((SP)) \leftarrow (A)$

The following tables apply to questions 16 through 19:

Location	Contents	Mnemonic	Work area for calculations:
00000	001 01101	LDA datal	
00001	111 00000	PSH	
00010	001 01110	LDA data2	
00011	111 00000	PSH	
00100	001 01111	LDA data3	
00101	111 00000	PSH	
00110	110 00000	PPX	
00111	010 10000	STA res1	
01000	100 00000	PPA	
01001	010 10001	STA res2	
01010	101 00000	PPS	
01011	010 10010	STA res3	
01100	000 00000	HLT	
01101	1111 1011	(data1)	
01110	1011 1111	(data2)	
01111	0110 1110	(data3)	
10000		(res1)	
10001		(res2)	
10010		(res3)	

- 16. The value stored at location 10000 (res1) will be:
  - (A) 0000 0000 (B) 1111 1111 (C) 1011 0110 (D) 1011 1011 (E) none of these
- 17. The value stored at location 10001 (res2) will be: (A) 0000 0000 (B) 1111 1111 (C) 1011 0110 (D) 1011 1111 (E) none of these
- 18. The value stored at location 10010 (res3) will be:
  (A) 0000 0000 (B) 1100 0100 (C) 1011 0110 (D) 1011 1011 (E) none of these
- 19. When the program stops ("halts"), the **condition code bits** will be:
  - (A) CF = 1, NF = 1, VF = 0, ZF = 0
  - (B) CF = 1, NF = 1, VF = 1, ZF = 0
  - (C) CF = 0, NF = 0, VF = 0, ZF = 0
  - (D) CF = 0, NF = 1, VF = 0, ZF = 0
  - (E) none of the above

ECE 270	Learning	Outcome	4
	··· 0		

The following narrative and ALU function table apply to questions 20 through 22:

Assume the ALU function table is modified as shown, in particular the manner in which the CF and VF condition codes are affected by LDA and AND instructions. Note that CF is cleared to 0 when an LDA instruction is executed, and set to 1 if execution of an AND instruction yields a result of 1111. Also note that VF is cleared to 0 when an LDA instruction is executed, but is unaffected by execution of an AND instruction. Recall that CY[3:0] are the carries produced by each position, while ALU[3:0] are the "next" values loaded in the A register (AQ[3:0]) when the ALU is enabled (ALE=1).

Assume the equations you are asked to identify below are included in an always block with an appropriate sensitivity list.

AOE	ALE	ALX	ALY	Function Performed	CF	ZF	NF	VF
0	1	0	0	LDA: $AQ[3:0] \leftarrow DB_z[3:0]$	0	€	€	0
0	1	0	1	AND: $AQ[3:0] \leftarrow AQ[3:0] \cap DB_z[3:0]$	\$;*	$\hat{\mathbf{v}}$	¢	-
0	1	1	0	SUB: AQ[3:0] ← AQ[3:0] − DB_z[3:0]	€	↕	$\hat{\mathbf{v}}$	$\hat{\mathbf{v}}$
0	1	1	1	ADD: $AQ[3:0] \leftarrow AQ[3:0] + DB_z[3:0]$	¢	€	€	€
1	0	d	d	OUT: $DB_z[3:0] \leftarrow AQ[3:0]$	-	-	-	-
0	0	d	d	(no operation – retain state)	-	-	-	-

Modified ALU function table (changes highlighted):

\* CF = 1 if AND yields result of 1111; else, CF = 0

20. To implement the modification for how the condition code bits are affected, the Verilog equation for next\_CF should be:

21. To implement the modification for how the condition code bits are affected, the Verilog equation for next\_VF should be:

(A) next\_VF = ALE ? ALY&VF : (ALX ? (CY[3] ^ CY[2])) : VF;
(B) next\_VF = ALE ? (ALX ? (CY[3] ^ CY[2]) : ALY&VF) : VF;
(C) next\_VF = ALE ? ALX&VF : (ALY ? (CY[3] ^ CY[2])) : VF;
(D) next\_VF = ALE ? (ALX ? (CY[3] | CY[2]) : ALY&VF) : VF;
(E) none of the above

22. The Verilog equation for **next\_AQ** should be:

- (A) next\_AQ = ALE ? ALU : AQ;
- (B) next\_AQ = ALE ? AQ : ALU;
- (C) next\_AQ = ALU ? ALE : AQ;
- (D) next\_AQ = AQ ? ALE : ALU;
- (E) none of the above

The Reference Sheet on the page that follows applies to questions 23 through 30:

- 23. A "load A" (LDA) instruction is performed by the opcode: (A) 000 (B) 001 (C) 010 (D) 011 (E) none of these
- 24. A "store A" (STA) instruction is performed by the opcode: (A) 000 (B) 001 (C) 010 (D) 011 (E) none of these
- 25. The instruction performed by opcode 011 is:
  - (A) **PSH** (push the contents of A onto the stack)
  - (B) **POP** (pop the top stack item and load it into A)
  - (C) **STA** (store the contents of A)
  - (D) **HLT** (halt execution)
  - (E) none of the above

26. The instruction performed by opcode 100 is:

- (A) **POP** (add the contents of the memory location to A)
- (B) **PPA** (pop the top stack item and add it to A)
- (C) **PPS** (pop the top stack item and subtract it from A)
- (D) **RTS** (return from subroutine)
- (E) none of the above
- 27. The instruction performed by opcode 110 is:
  - (A) **POP** (add the contents of the memory location to A)
  - (B) **PPA** (pop the top stack item and add it to A)
  - (C) **PPS** (pop the top stack item and subtract it from A)
  - (D) **RTS** (return from subroutine)
  - (E) none of the above
- 28. The instruction performed by opcode 111 is:
  - (A) **PSH** (push the contents of A onto the stack)
  - (B) **POP** (pop the top stack item and load it into A)
  - (C) **JSR** (jump to subroutine)
  - (D) **RTS** (return from subroutine)
  - (E) none of the above
- 29. The stack convention used by this computer is:
  - (A) stack pointer points to top stack item
  - (B) stack pointer points to next available location
  - (C) stack pointer points to first item pushed on stack
  - (D) stack pointer points to last item pushed on stack
  - (E) none of the above
- 30. Changing the stack convention used by this computer (to the "other one") would:
  - (A) increase the number of execute states required by 1
  - (B) decrease the number of execute states required by 1
  - (C) improve the performance (speed of execution)
  - (D) reduce the performance (speed of execution)
  - (E) none of the above

## Tables and Figures that Apply to Questions 23 through 30

State	Opcode	MSL	MOE	MWE	IRL	IRA	AOE	ALE	ALX	АГХ	PCC	POA	PLA	POD	ΡLD	IdS	SPD	SPA	RST
S0	—	Н	Н		Н						Н	Н							
<b>S</b> 1	000							_											
S1	001	Η	Н			Н		Η	Н										Н
S1	010	Η		Н		Н	Н												Н
<b>S</b> 1	011	Η		Н			Η										Η	Н	Η
<b>S</b> 1	100															Η			
<b>S</b> 1	101															Η			
<b>S</b> 1	110															Η			
S1	111	Η		Η										Н			Η	Η	
S2	100	Н	Н				-		-	-					Н	-		Η	Н
S2	101	Н	Н					Н										Н	Н
S2	110	Н	Н					Н		Н								Н	Н
S2	111					Н							Н						н

Name	•	De	Description											
STAR	т	Asy	/nchrond	ous Macl	nine Reset									
MSL		Ме	mory Se	lect										
MOE		Ме	mory Ou	Itput Tri-	State Enable									
MWE		Ме	mory Wr	ite Enab	le									
PCC		Pro	Program Counter Count Enable											
POA		Program Counter Output on Address Bus Tri-State Enable												
PLA		Pro	Program Counter Load from Address Bus Enable											
POD		Pro	Program Counter Output on Data Bus Tri-State Enable											
PLD		Program Counter Load from Data Bus Enable												
IRL		Ins	Instruction Register Load Enable											
IRA		Instruction Register Output on Address Bus Tri-State Enable												
AOE		A-r	egister C	Output or	n Data Bus Tri-Sl	ate En	able							
ALE		ALU Function Enable												
ALX		ALI	J Function	on Selec	t Line "X"									
ALY		ALI	J Function	on Selec	t Line "Y"									
SPI		Sta	ck Point	er Increr	ment									
SPD		Sta	ck Point	er Decre	ement									
SPA		Sta	ck Point	er Outpu	ut on Address Bu	s Tri-S	tate Er	nable						
RST		Syr	nchronou	us State	Counter Reset									
RUN		Ма	chine Ru	ın Enabl	е									
AOE	A	LE	ALX	ALY	Function	CF	ZF	NF	VF					
0		1	0	0	Add	Û	Û	Û	Û					
0		1	0	1	Subtract	Û	Û	Û	Û					
0		1	1	0	Load	•	Û	Û	•					
1		0	d	d	Output	•	•	•	•					
0		0	d	d <none> • • •</none>										

