



Bring your PUID card (must be presented when you turn in your exam)

Bring a #2 pencil and a good eraser

Restrictions

- Closed book and notes
- Use of TI-30II XS calculator allowed
- Electronic devices may not be used
- Earphones/earbuds may not be worn
- Cell phones must be turned off and put away
- Caps may not be worn during the exam
- Makeup exams must be scheduled before the evening exam occurs – turn in an "Early Makeup Exam Request Form" (on course web site under Exam Information) at least one week prior to the scheduled exam

Learning Outcomes

A student who successfully fulfills the course requirements will have demonstrated:

- an ability to analyze and design CMOS logic gates
 an ability to analyze and design combinational logic circuits
- logic circuits
 an ability to analyze and design sequential logic circuits
- an ability to analyze and design computer logic circuits
- 5. an ability to realize, test, and debug practical digital circuits

Learning Outcome Assessment

- You will earn 1% bonus credit for each course outcome you successfully demonstrate
 - For Outcomes 1-4, basic competency will be assessed based on hourly exam questions, for which a minimum score of 60% will be required
 - For Outcome 5, a score of 60% on each lab experiment or a score of 60% on the Lab Practical Exam will be required for successful demonstration

Grade Determination	90% to 100%	A-, A, A+
	80% to 90%	B-, B, B+
	70% to 80%	C-, C, C+
	60% to 70%	D-, D, D+
	< 60%	F
Bonus Exercises* "BON"		∆ 1%
Class Participation (iClickers) "CLICK"		4.0%
Homework Exercises "HW" (13 @ 0.77%)		10.0%
Lab Experiments "EXP" (13 @ 1.5%)		19.5%
Lab Quizzes "QZ" (13 @ 0.5%)		6.5%
Lab Practical Exam "LPE"		10.0%
Outcome Assessment Exams "POA" (4 @ 12.5%)		50.0%
Outcome Demonstration Bonus "LODBN" (5 @ 1%)		∆ ₂%
*A is 2.5% and Massage Baard		100+ ∆%
Δ_1 is 2.5% - see Message Board		

 Cutoff Width Factor (CWF) is then max(WSD,10), i.e., the nominal cutoffs are 90-80-70-60 for A-B-C-D, respectively



Learning Objectives

As part of faculty participation in the **Purdue IMPACT** initiative, a detailed set of learning objectives have been developed based on Bloom's taxonomy



The goal is to teach intentionally and test intentionally based on the stated outcomes and objectives

A list of learning objectives is included in the Lecture Summary Notes for each outcome as well as the Class Presentation Slides

Jse the list of learning objectives as a guide

"Best Way to Study for Exam"

- *Re-work* and *fully understand* all homework and example problems worked in class
- Methodically review the entire set of *Learning Objectives* for Outcome 4 and verify you can perform each cognitive domain action
- Make effective use of all the instructional resources available
 - practice exams
 - textbook / practice problems

Possible Questions

- Perform radix addition and subtraction
- Convert numbers from one sign notation system to another
- Perform sign extension of radix operands
- Derive equations for a half-adder and full-adder
- Design a two's complement adder/subtractor with condition code generation circuitry
- Analyze an arithmetic logic unit (ALU)
- Design a magnitude comparator circuit (note: may be signed or unsigned)
- ✓ Derive the equations for a carry look-ahead adder
- ✓ Design an unsigned multiplier array circuit
- Analyze propagation delay of multiplier arrays
- Implement an unsigned multiplier in Verilog
- ✓ Design a BCD adder/subtractor circuit
- Implement a BCD adder in Verilog

Possible Questions

- ✓ Trace the execution of a machine language program (know what instructions are, how they work, and what they do)
- Implement simple computer functional blocks (e.g., program counter, instruction register, ALU, stack pointer, IDMS)
- Analyze the logical behavior of a Verilog-based CLA
- Implement any of the basic extensions (shift instructions, I/O, transfer-of-control)
- Complete the system control table for an extended (multi-cycle) instruction set
- Describe the two possibilities for stack conventions and any tradeoffs between them
- Implement <u>new</u> instructions (e.g., "pop and add", "pop and subtract")
- Analyze Verilog code for realizing variants of the simple computer