

**LEARNING OUTCOME #1: “an ability to analyze and design CMOS logic gates.”**

1. D  
2. C  
3. D

**Question 1:** 30% of the students got this question wrong the last time it was asked – don’t be one of them! Three iterative divisions of  $(72)_{10}$  by 8 yield remainders of 0, 1, 1 (respectively), but don’t forget to reverse the order of the remainders to produce the converted number  $(110)_8$ .

4. C  
5. A  
6. C  
7. D  
8. C  
9. D  
10. B  
11. C  
12. B  
13. D  
14. B

**Questions 18-22:**

- (18) This is the “all off” case, so there is a total of  $60 \mu\text{A}$  of OD leakage current plus  $40 \mu\text{A}$  of  $I_{IH}$  flowing through the  $1000 \Omega$  resistor, yielding a voltage drop relative to 5 V of  $0.1 \text{ V} (= 4.9\text{V})$  at the inverter input.
- (19)  $R_{on}$  of the OD NAND can be calculated based on the  $V_{OLmax}$  ( $0.5 \text{ V}$ ) and  $I_{OLmax}$  ( $5 \text{ mA}$ ) given, which is  $100 \Omega$ . The  $R_{min}$  calculation is based on the “worst case” (from the NAND’s point of view) of sinking no more than  $5 \text{ mA}$  with  $4.5 \text{ V}$  dropping across it. Therefore,  $R_{min}$  is  $900 \Omega$ . Clearly,  $R_{max}$  is much greater than  $R_{min}$ , so we can safely assume that if  $R = 1000 \Omega$  (shown in circuit), then  $R_{min} < R < R_{max}$ .
- (20) Because the pull-up  $R$  in the circuit is greater than  $R_{min}$ , the voltage drop will be greater across  $R$  than in the “worst case” cited above, so the voltage at the inverter input will be less than the specified  $V_{OLmax}$  (but greater than zero).
- (21) By similar argument, the current sunk will also be less than the specified  $I_{OLmax}$  (again, because  $R$  is greater than  $R_{min}$ ).
- (22) Here the current sunk is split between three OD NAND gates, so it will be less (per gate) than the case in which it is only split two ways, as detailed in the lecture notes.

15. A  
16. B  
17. C  
18. C

**Questions 25-26:** Based on the  $V_{out}$  waveform shown, the fall time of the OD gate is  $10 \text{ ns}$  and its rise time is  $30 \text{ ns}$ .  $R$  is given as  $1500 \Omega$ . The  $C$  estimate is based on the rise time, i.e.  $RC = 30 \text{ ns}$  from which a value of  $20 \text{ pF}$  is obtained. The  $R_{on}$  estimate is based on the fall time, i.e.  $RC = 10 \text{ ns}$  where  $C = 20 \text{ pF}$  (calculated above) from which a value of  $500 \Omega$  for  $R_{on}$  is obtained.

19. C  
20. B

**Questions 27-28:** See the practice homework solution for problem 11.

21. B  
22. A  
23. C  
24. A  
25. C  
26. B  
27. A  
28. A  
29. C  
30. B

**Questions 29-30:** For the purpose of this course, we are modeling MOSFETs as voltage-controlled impedances. Recall that a potential on the “G” terminal on a MOSFET relative to its “S” terminal ( $V_{GS}$ ) is what turns the device on/off. For question 29, the “S” terminals are referenced to ground; therefore, if  $V_{in}$  is  $5 \text{ V}$ , the N-channel device will start to turn on while the P-channel will stay off...but, as the N-channel device turns on, the “S” terminal reference raises above ground potential, thereby decreasing  $V_{GS}$  which will tend to shut the N-channel device off. In theory, this “tug-of-war” between turning the transistor on while simultaneously turning it off will “settle” at half the supply voltage ( $2.5 \text{ V}$ ). If that is the case, the potential of  $2.5 \text{ V}$  at the S terminals will cause  $2.5 \text{ mA}$  to be sourced through the  $1000 \Omega$  resistor.

Based on similar arguments, the circuit shown for question 30 (referenced to  $5 \text{ V}$ ) will cause the P-channel device to start turning on when  $V_{in}$  is ground (the N-channel device will stay off). But as the P-channel device turns on, its “S” terminal reference becomes lower than  $5 \text{ V}$ , which will tend to shut off the P-channel device. Once again, the “tug-of-war” (in theory) settles at  $2.5 \text{ V}$ , causing  $2.5 \text{ mA}$  to be sunk through the  $1000 \Omega$  resistor.