



#### Restrictions

- Closed book and notes
- Use of TI-30II XS calculator allowed
- Electronic devices may not be used
- Earphones/earbuds may not be worn
- Cell phones must be turned off and put away
- Caps may not be worn during the exam
- Makeup exams must be scheduled before the evening exam occurs – turn in an "Early Makeup Exam Request Form" (on course web site under Exam Information) at least one week prior to the scheduled exam

#### **Learning Outcomes**

you turn in your exam)

Bring a #2 pencil and a good eraser

A student who successfully fulfills the course requirements will have demonstrated:

- an ability to analyze and design CMOS logic gates
  an ability to analyze and design combinational
- an ability to analyze and design combinational logic circuits
   an ability to analyze and design sequential logic
- circuits
- 4. an ability to analyze and design computer logic circuits
- 5. an ability to realize, test, and debug practical digital circuits

# Learning Outcome Assessment

- You will earn 1% bonus credit for each course outcome you successfully demonstrate
  - For Outcomes 1-4, basic competency will be assessed based on hourly exam questions, for which a minimum score of 60% will be required
  - For Outcome 5, a score of 60% on each lab experiment or a score of 60% on the Lab Practical Exam will be required for successful demonstration

Grade Determination	90% to 100%	A-, A, A+
	80% to 90%	B-, B, B+
	70% to 80%	C-, C, C+
	60% to 70%	D-, D, D+
	< 60%	F
Bonus Exercises "BON"		Δ <b>1%</b>
Class Participation (iClickers) "CLICK"		4.0%
Homework Exercises "HW" (13 @ 0.77%)		10.0%
Lab Experiments "EXP" (13 @ 1.5%)		19.5%
Lab Quizzes "QZ" (13 @ 0.5%)		6.5%
Lab Practical Exam "LPE"		10.0%
Outcome Assessment Exams "POA" (4 @ 12.5%)		50.0%
Outcome Demonstration Bonus "LODBN" (5 @ 1%)		∆ <b>₂%</b>
	_	<b>100+</b> ∆%

#### 

 Cutoff Width Factor (CWF) is then max(WSD,10), i.e., the nominal cutoffs are 90-80-70-60 for A-B-C-D, respectively



# Learning Objectives

As part of faculty participation in the **Purdue IMPACT** initiative, a detailed set of learning objectives have been developed based on Bloom's taxonomy



The goal is to teach intentionally and test intentionally based on the stated outcomes and objectives

A list of learning objectives is included in the Lecture Summary Notes for each outcome as well as the Class Presentation Slides

Jse the list of learning objectives as a guide naterial and homework problems

#### "Best Way to Study for Exam"

- *Re-work* and *fully understand* all homework and example problems worked in class
- Methodically review the entire set of *Learning Objectives* for Outcome 1 and verify you can perform each cognitive domain action
- Make effective use of all the instructional resources available
  - practice exams
  - textbook / practice problems

# Possible Questions

- Convert unsigned numbers from one base to another
- Graphically transform a logic circuit from one set of symbols to another through successive application of DeMorgan's Law
- Find the dual or the complement of a given Boolean function
- Calculate fan-out and D.C. noise margin for a hypothetical logic family
- Calculate value of LED current limiting resistor
- ✓ Determine transition times and propagation delays from a timing chart
- ✓ Calculate the "on" resistance of an active N- or P-channel device

# **Possible Questions**

- Estimate rise and fall time of a CMOS gate output as a function of its capacitive load and "on" resistance
- Describe what happens when a gate output is loaded beyond its rated specifications
- ✓ Describe what happens when "non-ideal" voltages are applied to a CMOS gate input
- Calculate value of pull-up resistor for logic circuit containing open-drain gates
- Describe what happens as multiple open-drain devices connected in parallel are turned on/off
- Determine relative power dissipation of CMOS circuits as a function of power supply voltage and clock speed