

HW 11 Solution

8.2 $V_{tp} = -0.8V$, $K_p \frac{W}{L} = 4 \text{ mA/V}^2$

(a) $V_{G1} = V_{G2} = 0$.

$V_{GS1} = V_{GS2}$ and the transistors are matched. So, $I_1 = I_2 = I/2$

$$= 0.25 \text{ mA}$$

$$\frac{I}{2} = \frac{1}{2} K_p \frac{W}{L} (V_{ov})^2$$

$$\Rightarrow 0.5 = 4 (V_{ov})^2 \Rightarrow |V_{ov}| = 0.355V$$

$$|V_{ov}| = V_{SG} - |V_{tp}| = V_{SG} - 0.8 \Rightarrow V_{SG} = 1.155V \Rightarrow V_{GS} = -1.155V$$

$$V_S = V_G - V_{GS} = 0 + 1.155 = 1.155V$$

$$-2.5 + I/2(4k) = -2.5 + 0.25(4) = -1.5V = V_{D1} = V_{D2}$$

(b) $V_{GS\max} \approx -V_t * V_{DS} < V_{GS} - V_{tp}$ (T_0 remain in satⁿ region),
 $V_D < V_G - V_{tp} \Rightarrow V_{GS\min} = V_D + V_{tp}$

$$\underline{V_{CM\min}} = -1.5 - 0.8 = -2.3V$$

$$|V_{ov}| = V_{SG} - |V_{tp}|$$

$$2.5 - V_{CS} - V_{SG} = V_{CM} \Rightarrow 2.5 - V_{CS} - (|V_{ov}| + |V_{tp}|) = V_{CM}$$

$$V_{CS} > 0.5V \Rightarrow 2.5 - (0.355 + 0.8) - V_{CM} > 0.5$$

$$\Rightarrow \underline{V_{CM\max}} = 2 - (1.155) = 0.845V$$

Input common mode range $-2.3V < V_{CM} < 0.845V$

8.4 $V_{G2} = 0$, $V_{G1} = V_{id}$


Let's find the value of V_{id} at which $I_{Q1} = I$ and $I_{Q2} = 0$
This happens when V_{GS2} is reduced to V_t . (PMOS)

$$\Rightarrow V_{SG2} = V_S = |V_{tp}| = 0.8V$$

$$\text{Now, } I_{Q1} = \frac{1}{2} \left(K_p \frac{W}{L} \right) (V_{SG1} - |V_{tp}|)^2 = I$$

$$\Rightarrow V_{SG1} = |V_{tp}| + \sqrt{2} V_{ov} \quad (\text{ } V_{ov} \text{ corresponds to } I_D = I/2)$$

$$\Rightarrow V_S - V_{id} = |V_{tp}| + \sqrt{2} V_{ov}$$



$$V_{id\min} = -\sqrt{2} V_{ov} \quad (I_{Q1} = I \text{ and } I_{Q2} = 0)$$

even if V_{id} is reduced beyond $-\sqrt{2} V_{ov}$, I_{Q1} remains I ,
likewise current can be steered to Q_2 ($I_{Q2} = I$, $I_{Q1} = 0$)
with $V_{id\max} = \sqrt{2} V_{ov}$

$$-\sqrt{2} V_{ov} \leq V_{id} \leq \sqrt{2} V_{ov}$$

$$|V_{ov}| = 0.355 \text{ V} \quad (\text{found in 8.2 for } I_{Q1} = I_{Q2} = I/2)$$


$$-0.5 \text{ V} \leq V_{id} \leq 0.5 \text{ V}$$

$$\text{at } V_{id} = -0.5 \text{ V} \quad V_{D1} = -2.5 + I(4) = -2.5 + 4(0.5) = -0.5 \text{ V}$$

$$V_{D2} = -2.5 \text{ V}, \quad V_S = 0.8 \text{ V}$$

$$\text{at } V_{id} = 0.5 \text{ V}, \quad V_{D1} = -2.5 \text{ V}, \quad V_{D2} = -0.5 \text{ V}, \quad V_{SG} = 0.8 \text{ V}$$

$$V_S - V_{G1} = 0.8 \Rightarrow V_S = 1.3 \text{ V}$$



$$A_d = \frac{V_{0d}}{V_{id}} = \frac{V_{0d}/2}{V_{id}/2}$$

$$\text{here } -\frac{V_{0d}/2}{V_{id}/2} = -g_{m1,2} (r_{o1,2} \parallel r_{o3,4} \parallel g_{m3,4})$$

$$(a) \text{ so } A_d = g_{m1,2} (r_{o1,2} \parallel r_{o3,4} \parallel g_{m3,4})$$

$$(b) \text{ neglecting } r_{o1,2} \text{ and } r_{o3,4} \quad A_d = g_{m1,2} / g_{m3,4}$$

$$g_m = \mu_n C_{ox} W/L V_{ov}$$

$$= \sqrt{2 \mu_n C_{ox} W/L I_D}$$

$$g_{m1,2} = \mu_n C_{ox} (W/L)_{1,2} V_{ov}$$

$$= \sqrt{2 \mu_n C_{ox} (W/L)_{1,2} I/2}$$

$$g_{m3,4} = \sqrt{2 \mu_p C_{ox} (W/L)_{3,4} I/2}$$


$$\text{so } A_d = \sqrt{\frac{\mu_n}{\mu_p} \frac{(W/L)_{1,2}}{(W/L)_{3,4}}}$$

DC bias is same for PMOS & NMOS

2)

$$(c) 10 = \sqrt{4 \left(\frac{W_{1,2}}{W_{3,4}} \right)} \Rightarrow \boxed{W_{1,2} / W_{3,4} = 25}$$

8.21



$$\frac{-v_{0d}/2}{v_{id}/2} = \frac{-RD}{g_{gm} + RS/2}$$


$$\Rightarrow \frac{v_{0d}}{v_{id}} = \frac{RD}{g_{gm} + RS/2} = Ad$$

with $RS = 0$, $Ad = g_{gm} RD$


$$\text{gain} = \frac{1}{2} g_{gm} RD = \frac{RD}{g_{gm} + RS/2} = \frac{RD g_{gm}}{1 + g_{gm} RS/2}$$

$$\Rightarrow 2 = 1 + g_{gm} RS/2 \Rightarrow RS = 2/g_{gm}$$

8.53



$V_A = 10V$ for all transistors



The pnp transistors are connected to v_B at the bases.

$$\text{gain} = -\frac{v_{0d}/2}{v_{id}/2} = -g_m (\gamma_{01} \parallel \gamma_{03}) \Rightarrow \frac{v_{0d}}{v_{id}} = g_m (\gamma_0/2)$$

$$= \frac{\gamma_0}{V_T} \frac{|V_A|}{\gamma_0 (2)}$$

$$= \frac{10}{2(0.025)} = 200$$

$$\gamma_0 = \frac{|V_A|}{I_C}, \quad g_m = \frac{I_C}{V_T}$$