

5

PRECISION GAIN AMPLIFIER DESIGN

INSTRUCTIONAL OBJECTIVES See Appendix 5-1 attached.

Upon completion of this experiment you should be able to design, build, and test a single transistor amplifier that will meet a provided set of specifications using any 2N3904 transistor.

Satisfactory performance of this objective includes the following:

1. **THEORY.** Explain thoroughly the basis for selection of all non-specified components. Use your own words and cite your reference(s). Use the terms and notation defined in Section 3. How do you know that your design will meet the requirements for any 2N3904 transistor?
2. **DESIGN** a precision gain amplifier to interface a specified sensor to a specified load. Use the nominal 2N3904 parameters (provided) to determine the:
 - a. Operating Point to achieve the required transistor gain and output swing;
 - b. Bias Resistors to achieve the operating point and input resistance;
 - c. Capacitors to achieve the required Low Frequency Corner (lower 3 dB frequency).
3. **CONSTRUCT** and **TEST** the amplifier to verify that the:
 - a. Operating Point, Mid-band Gain, and Output Swing are as designed;
 - b. Low Frequency Corner is as designed.
4. **RESULTS.** Perform measurements to prove that the amplifier works as specified.
 - a. Obtain the results requested in Section 3.0, below;
 - b. Submit a copy of your laboratory results to your TA at the end of the period. That includes a copy of your laboratory notebook and oscilloscope displays;
 - c. Present your results in your formal report per Appendix 5-1.
5. **DISCUSS** how you revised the first circuit to arrive at the final circuit.
6. **ANALYSIS.** Discuss how changing each resistor would affect the bias point and output signal.
7. **CONCLUSIONS.** Compare expected results to theoretical results. Other conclusions might include proposed improvements and discussions of the limitations of the circuit.

1.0 PRELAB ACTIVITIES

- 1.1 Read the Background Section and the Appendices.
- 1.2 Per Section 3.1, write the theory and preliminary design in your lab notebook.
- 1.3 Per Section 3.2, record the result of your simulation in your lab notebook. Note that you will need to attach your simulation to your final report.

2.0 BACKGROUND FOR THE PROBLEM

Figure 2.1 shows an amplifier that interfaces a sensor to a signal processing system that has a 100 k Ω input resistance. Design the amplifier so that it will work for every 2N3904 NPN transistor.




Fig. 2.1. Sensor and amplifier driving a signal processing system.

Specifications:

System:

$$A_{Vs} \approx 10 \quad |v_{out}| / |v_s| = 10 \pm 0.5 \text{ with } 100 \text{ k}\Omega \text{ load.}$$

Source:

$$V_s^{\max} \leq 0.2 \text{ V}_{pp} \quad (\text{nominal maximum, } 100 \text{ Hz} - 10 \text{ kHz}).$$

$$R_s = 1 \text{ k}\Omega \quad (\pm 10 \%)$$

Amplifier

$$V_{CC} = 6.0 \text{ V} \quad (\text{a single supply})$$

$$R_{in} = 10 \text{ k}\Omega$$

$$R_{out} = 2.2 \text{ k}\Omega$$

$$R_{load} = 100 \text{ k}\Omega$$

$$\Delta V_{out} = 2 \text{ V}_{pp} \quad (\text{undistorted output signal})$$

$$\text{Minimum } 3 \text{ dB Bandwidth } 30 \text{ Hz to } 100 \text{ kHz.}$$

$$30 \text{ Hz is the Lower } 3\text{dB Corner.}^1$$

2N3904 NPN transistor:

$$\beta_{DC} \approx \beta_0 \approx 130 \quad (\text{nominal value assumed for the region of interest}).$$

$$V_{BE(on)} = 0.60 \text{ V} \quad (\text{for model incorporating } R_{BB}).$$

$$V_{CE(SAT)} = 0.2 \text{ V} \quad (\text{for } I_C = 1 \text{ mA})$$

$$f_T = 300 \text{ MHz} \quad \text{at } I_C = 10 \text{ mA and } V_{CE} = 20 \text{ V.}$$

Special Requirements for ECE208:

$$C1 + C2 \leq 100 \mu \quad \text{From Kit Values.}$$

$$R_1, R_2, R_C, R_E \quad \text{From Kit Values (series or parallel combinations, ok)}$$

¹ A "3 dB corner" is a frequency for which the magnitude of the voltage gain is 0.707 times the magnitude of the mid-frequency voltage gain. For this experiment your "Upper 3dB Corner" will be well above 100 KHz.

4.0 A SOLUTION TO CONSIDER (See Jaeger, 13.6 thru 13.8)




Fig. 3.1. Amplifier Circuit For Experiment 5 (repeated here)

4.1 GETTING STARTED – Preliminary Design:

- Draw the schematic (above). Label all components.
- The input impedance of common emitter amplifier is to be $10\text{ k}\Omega$; therefore, some of the input signal will be lost across R_S . Since the system gain is to be -10 , the gain of the common emitter, $|V_{out}| / |V_B|$, needs to be approximately -11 . Why?

4.2 BEGIN WITH THE OUTPUT CIRCUIT – Determine R_E , $(V_{CE})_Q$, $(I_C)_Q$.

- The collector loop equation is: $V_{CC} \approx (V_{CE})_Q + (I_C)_Q R_C + (I_C)_Q R_E$; (1)
therefore, from $6\text{ V} = (V_{CE})_Q + (I_C)_Q 2200 + (I_C)_Q R_E$, we can estimate that $(V_{CE})_Q \approx 3\text{ volts}$ and that $(I_C)_Q \approx 1\text{ mA}$. Why? Then, $g_m \approx 40\text{ mS}$.² Why?
- To determine R_E , we can apply our estimate of g_m to Jaeger Equation 13.51 which gives the magnitude of the gain for this common emitter amplifier configuration as $g_m R_C / (1 + g_m R_E)$. In order to achieve a system gain of 10 , the magnitude of the amplifier gain needs to be 11 . Therefore, $R_E \approx [(R_C/11) - (1/g_m)]$.
- The maximum voltage swing will occur when $(V_{CE})_Q \approx (I_C)_Q R_C$. Why?
Then, find $(I_C)_Q$ using this fact, the estimate of R_E , and the saturation voltage:

$$V_{CC} - V_{CE(SAT)} \approx (I_C)_Q R_C + (I_C)_Q R_C + (I_C)_Q R_E. \quad (2)$$

Using $6 - 0.2 = (I_C)_Q (2 R_C + R_E)$ yields $(I_C)_Q$ and $(V_{CE})_Q$.

4.3 INPUT CIRCUIT – Select R_1 and R_2 to bias the transistor at the operating point.

- The input resistance into the base of the transistor: Jaeger's Equation 13.48 is:
 $R_{iB} = r_{\pi} + (\beta + 1)R_E$ so it is safe to consider $R_{iB} > (\beta + 1)R_E$.
- Select $R_1 \parallel R_2$, then R_1 and R_2 to bias the transistor for $(V_{CE})_Q$ and $(I_C)_Q$.
Remember, the input resistance to the amplifier is to be greater than $10\text{ k}\Omega$ and that means: $R_{iB} \parallel (R_1 \parallel R_2) > 10\text{ k}\Omega$.
- Since $(V_B)_Q = (V_E)_Q + V_0$ and $(V_E)_Q \approx R_E \times (I_C)_Q$, R_1 and R_2 may be determined.

² $g_m \approx I_C / V_T \approx 40 I_C \text{ amps/volt} = 40 I_C \text{ Siemens}$. The unit mS means milli-siemen.

APPENDIX 5-1: FORMAL REPORT REQUIREMENTS

Experiment 5 should be presented in a formal style. It is preferred that the report be written in the 3rd person, past tense and focused on the work that was done, not who was doing it. It must be typed using double spacing. Figures can be drawn using the computer or neatly by hand. Equations must be typed. Be sure to check your spelling and grammar; part of your grade will be based on them. If you need help with your writing, the web site at "<http://owl.english.purdue.edu>" may be used to get tutorial help and fairly prompt information.

Your report should include the following sections:

1. **Title Page.** This page should contain the report title, your name, your lab partner's name, the day and time that your laboratory class meets, and the date of the report.
2. **Table of Contents.** The Table of Contents for this manual may be used as an example.
3. **Abstract.** The required abstract is a brief summary written in 3rd person, past tense. This section should be exactly one paragraph comprised of four to eight sentences. The abstract should answer these four questions:

What was the purpose of the work?

What was done?

What was found?

What was concluded?

Only material germane to these questions is acceptable in your abstract.


Part V, Page 6, of this manual provides examples of **good and bad abstracts**.

4. **Introduction.** This section should state the problem and, briefly, describe your solution.
5. **Theory.** As if you were teaching it, present the way your circuit works. Step-by-step, from a starting point to the end products, describe the signals and signal processing. Provide numbered equations to describe the signal processing steps. These equations will be the basis for the calculations given in the design section. Refer to the complete circuit diagram and graphs determined in the design section. Discuss how changing each circuit component would affect the bias point and the output signal.
6. **Design.** Refer to the equations in the theory section to make initial calculations for the values of circuit elements. If you "choose" a value, explain why you choose *that* value. Show a complete circuit diagram labeled with initial values. Provide graphs and values of expected system signals based on the equations given in the Theory section.
7. **Results.** Describe what happened when you first built and tested your initial circuit and provide oscilloscope plots and other data, if appropriate. If you change any component values to achieve the desired performance, explain why here. Be sure to include graphs that are needed to show your final circuit performing within specifications. Compare your expected results (Design Section) with your actual results.
8. **Conclusions.** A conclusion is a judgment based on facts in evidence. State, specifically, that the circuit did (or did not) perform to within the x % requirement. Conclusions, such as suggestions for improvement or explanations of failure are of great value to others who read your report. Be sure they are based on facts in evidence.
9. **Appendix.** Simulations. (ECE255 Spice Design Project #2 simulations are acceptable.)

APPENDIX 5-2: DATA SHEET FOR 2N3903 AND 2N3904.
NPN Silicon
General Purpose Switching and Amplifier Transistors

-----ABSOLUTE MAXIMUM RATINGS -----
at 25 C Free-Air Temperature (unless noted)

Collector-Base Voltage	60 V
Collector-Emitter Voltage (Base open)	40 V
Emitter-Base Voltage	6 V
Total Dissipation (25 C Free-Air) See Note 1	360 mW
Collector Current	200 mA
Junction Temperature (Operating)	+150 C
Lead Temperature 1/6 inch from case for 10 sec	+260 C
Storage Temperature Range	-55 C to +150 C



ELECTRICAL CHARACTERISTICS at T_{air} = 25 C (unless otherwise noted)

Parameter	Symbol	Test Conditions	2N3903		2N3904		Unit
			Min	Max	Min	Max	
Collector-Base Breakdown Voltage	V _{CBO(BR)}	I _C = 10 μA, I _E = 0	60	-	60	-	V
Collector-Emitter Breakdown Voltage	V _{CEO(BR)}	I _C = 1 mA, I _B = 0 (Note 2)	60	-	60	-	V
Emitter-Base Breakdown Voltage	V _{EBO(BR)}	I _E = 10 μA, I _C = 0	6	-	6	-	V
Collector Cutoff Current	I _{CO}	V _{CE} = 30 V, V _{BE} = -3 V	-	50	-	50	nA
Base Cutoff Current	I _{BO}	V _{CE} = 30 V, V _{BE} = -3 V	-	50	-	50	nA
Static Forward Current Transfer Ratio	h _{FE}	V _{CE} = 1 V, I _C = 100 μA	20	-	40	-	-
		V _{CE} = 1 V, I _C = 1 mA	35	-	70	270	-
		V _{CE} = 1 V, I _C = 10 mA (Note 2)	50	150	100	300	-
		V _{CE} = 1 V, I _C = 50 mA (Note 2)	30	-	60	-	-
		V _{CE} = 1 V, I _C = 100 mA (Note 2)	15	-	30	-	-
Collector-Emitter Saturation Voltage	V _{CE(SAT)}	I _C = 10 mA, I _B = 1 mA (Note 2)	-	0.2	-	0.2	V
		I _C = 50 mA, I _B = 5 mA (Note 2)	-	0.2	-	0.2	V
Base-Emitter Saturation Voltage	V _{BE(SAT)}	I _C = 10 mA, I _B = 1 mA (Note 2)	0.65	0.85	0.65	0.85	V
		I _C = 50 mA, I _B = 5 mA (Note 2)	-	0.95	-	0.95	V
Small Signal Parameters							
Small Signal Current Gain	h _{fe}	V _{CE} = 10 V, I _C = 1 mA, f = 1 kHz	50	200	60	230	-
		V _{CE} = 20 V, I _C = 10 mA, f = 100 MHz	-	2.5	-	3.0	-
Voltage Feedback Ratio	h _{re}	V _{CE} = 10 V, I _C = 1 mA, f = 1 kHz	0.1	5	0.5	8.0	x10 ⁻⁴
Input Resistance	h _{ie}	V _{CE} = 10 V, I _C = 1 mA, f = 1 kHz	0.5	8	1.0	10	kΩ
Output Admittance	h _{re}	V _{CE} = 10 V, I _C = 1 mA, f = 1 kHz	1.0	40	1.0	40	μmhos
Output Capacitance	C _{ob}	V _{CB} = 5.0 V, I _E = 0, f = 1 MHz	-	4.0	-	4.0	pF
Input Capacitance	C _{ib}	V _{EB} = 0.5 V, I _C = 0, f = 1 MHz	-	8.0	-	8.0	pF
Cutoff Frequency	f _T	V _{CE} = 20 V, I _C = 10 mA, f = 100 MHz	250	-	300	-	MHz