



TTEP
TECHNOLOGY
EDUCATIONAL PROGRAM

**TEST TECHNOLOGY
EDUCATIONAL PROGRAM
(TTEP)**

2010

ttec
test technology
technical council

IEEE
COMPUTER
SOCIETY

TEST TECHNOLOGY EDUCATIONAL PROGRAM (TTEP) 2010

TTC TUTORIALS & EDUCATION GROUP

Chair	Dimitris Gizopoulos University of Piraeus – Greece <i>dgizop@unipi.gr</i>
Vice Chair (Program)	Yiorgos Makris Yale University - USA <i>yiorgos.makris@yale.edu</i>
Vice Chair (Organization)	Anand Raghunathan Purdue University - USA <i>raghunathan@purdue.edu</i>
Finance	M. Nicolaidis , TIMA Laboratory
Publicity Planning	C. Metra , University of Bologna V. Agrawal , Auburn University G. Robinson
Industry Relations	R. Aitken , ARM
New Topics	B. Courtois , CMP M. Hsiao , Virginia Tech
Audio/Visual	A. Jas , Intel
Electronic Media	S. Di Carlo , Politecnico di Torino G. Di Natale , LIRMM

ORGANIZING LIAISONS

U. Arz – PTB	P. Marchal, IMEC
V. Champac – INAOE	C. Metra, University of Bologna
P. Girard – LIRMM	M. Psarakis, University of Piraeus
J. Jiang, Tongji University	

PROGRAM COMMITTEE

T. Aikyo, STARC	D. Josephson, Intel
R. Aitken, ARM	T. M.Mak, Intel
D. Appello, ST Microelectronics	H. Manhaeve, Q-Star
U. Arz, PTB	P. Marchal, IMEC
K. Butler, Texas Instruments	C. Metra, University of Bologna
S. Chakravarty, LSI Logic	A. Osseiran, Edith Cowan U.
V. Champac, INAOE	A. Paschalis, University of Athens
S. Davidson, Oracle	B. Paul, Toshiba
B. Eklow, CISCO	M. Slamani, IBM
A. Gattiker, IBM	S. Sunter, LogicVision
P. Girard, LIRMM	E. Volkering, Verigy
P. Harrod, ARM	
K. Hatayama, STARC	
J. Jiang, Tonji University	

Edited by:

Dimitris Gizopoulos and Yiorgos Makris

TABLE OF CONTENTS

Introduction.....	1
Certification.....	2
Registration Information	2
TUTORIAL DESCRIPTIONS	
TT-01: Power-Aware Testing and Test Strategies for Low Power Devices	3
TT-02: Design for Yield and Reliability	3
TT-03: IC Yield, Reliability and Prognostic Methods Using Nanoscale Test Structures.....	4
TT-04: Testing Low-Power Integrated Circuits: Challenges, Solutions, and Industry Practices	4
TT-05: Practices in Analog, Mixed-signal and RF Testing	5
TT-06: Parameter Variations and Low-Power Design: Test Issues and On-chip Calibration/Repair Solutions.....	5
TT-07: High-Quality and Low-Cost Delay Testing for VDSM Designs: Challenges & Solutions.....	6
TT-08: Reliability, Availability, and Serviceability of Networks-on-Chip	6
TT-09: The Economics of Test and Testability	7
TT-10: Testing TSV-Based 3D Stacked ICs.....	7
TT-11: The Convergence and Inter-relationship of Yield, Design for Manufacturability and Test.....	8
TT-12: Statistical Adaptive Test Methods targeting “Zero Defect” IC Quality and Reliability	9

TT-13: Bridge to Moore – IEEE Standards Provide Access to Debug, Validation and Test of Evermore Complex ICs; on ATE, on Board, in System	9
TT-14: Post-Silicon Validation and Debug	10
TT-15: Digital Timing Measurements – From Scopes and Probes to Timing and Jitter.....	10
Books on Test Technology.....	12
Offered Tutorial Units Per Technical Meeting	Back Cover
Presenter Index	Back Cover



The TEST TECHNOLOGY EDUCATIONAL PROGRAM (TTEP) is organized by the Tutorials & Education Group of the IEEE COMPUTER SOCIETY Test Technology Technical Council (TTTC).

The Test Technology Technical Council is a volunteer professional organization sponsored by IEEE Computer Society. Its mission is to contribute to members' professional development and advancement and to help them solve engineering problems in electronic test, and help advance the state-of-the-art in test technology. TTTC is a prime source of knowledge about electronic test via its conferences, workshops, standards, tutorials and education programs, web site, newsletters, and electronic broadcasts. All its activities are led by volunteer members. TTTC membership is open to all individuals directly or indirectly involved in test technology at a professional level. To learn more about TTTC offerings and membership benefits, please visit: <http://tab.computer.org/tttc>.

TEST TECHNOLOGY EDUCATIONAL PROGRAM (TTEP) 2010 INTRODUCTION



The Tutorials & Education Group of the IEEE Computer Society Test Technology Technical Council (TTTC) organizes in 2010 a comprehensive set of Test Technology Tutorials to be held in conjunction with TTTC sponsored technical meetings. The tutorials are part of the successful annual Test Technology Educational Program (TTEP). TTEP is intended to serve both test and design professionals by offering fundamental education and expert knowledge in

state-of-the-art test technology topics and also the opportunity to earn official certification from IEEE TTTC.

The Test Technology Educational Program 2010 includes tutorial units presented in the following TTTC technical meetings.

- Design, Automation & Test in Europe Conference (DATE '10), March 8-12, Dresden, Germany
- Latin American Test Workshop (LATW '10), March 28-31, Punta del Este, Uruguay
- VLSI Test Symposium (VTS '10), April 19-22, Santa Cruz, California, USA

<http://tab.computer.org/ttcc/teg/ttep>

- International Test Conference (ITC '10), October 31 - November 5, Austin, Texas, USA
- Asian Test Symposium (ATS '10), December 1-4, Shanghai, China

In addition to the tutorials, certified university courses and industrial seminars related to test technology are also included in TTEP and the participation in these credited similar to TTEP tutorials. For more information please contact the Tutorials and Education Group Chair Dimitris Gizopoulos (dgizop@unipi.gr).

TTEP accomodates a wide range of areas, from mature test topics of high interest to industrial test engineers to emerging test topics with emphasis on novelty. Topics of interest include (but are not limited to):

- Automatic test equipment
- Board-level testing
- Built-In Self-Test
- Defect oriented testing
- Design for testability
- DFT testers

- Diagnosis and debug
- Embedded core testing
- High-speed interface testing
- Interconnect characterization
- Memory testing
- Mixed-Signal/Analog testing
- Nanometer technology testing
- On-line and field testing
- Performance/Delay testing
- Power issues in testing
- System-level testing
- Test economics
- Test synthesis
- Test resource partitioning
- Validation
- Verification
- Wafer testing
- Yield optimization and test

TEST TECHNOLOGY EDUCATIONAL PROGRAM (TTEP) 2010 CERTIFICATION

TTEP offers tutorial participants the opportunity to earn official certification from IEEE TTTC. Each full day tutorial at any TTEP site corresponds to four TTEP units and each half-day tutorial corresponds to two TTEP units. Upon completion of each sixteen TTEP units official accreditation in the form of an "IEEE TTTC Test Technology Certificate" is presented to the participants. TTEP certification units will also be earned in the future for participation in TTEP-certified Industrial Seminars and University Courses. Up to eight out of the sixteen units required for earning an "IEEE TTTC Test Technology Certificate" will be possible to be earned from an Industrial Seminar or a University Course.

REGISTRATION INFORMATION

Attendees can register for TTEP tutorials through the respective conference registration forms. Conference registration is not necessary to attend TTEP tutorials. For further information, contact the TTTC office:

1474 Freeman Drive
Amissville, VA 20106 USA
Tel: +1-540-937-8280
Fax: +1-540-937-7848
E-mail: tffc@computer.org

TTTC-TTEP web page
<http://tab.computer.org/tffc/teg/ttep>

TEST TECHNOLOGY EDUCATIONAL PROGRAM (TTEP) 2010

TT-01: POWER-AWARE TESTING AND TEST STRATEGIES FOR LOW POWER DEVICES

Patrick Girard, LIRMM/CNRS, girard@lirimm.fr; Nicola Nicolici, McMaster University, nicola@ece.mcmaster.ca

Xiaoqing Wen, Kyushu Institute of Technology, wen@cse.kyutech.ac.jp

Power dissipation is becoming a critical parameter during manufacturing test as the device can consume much more power during test than during functional mode of operation. In the meantime, elaborate power management strategies, like voltage scaling, clock gating or power gating techniques, are used today to control the power dissipation during functional operation. The usage of these strategies has various implications on manufacturing test, and power-aware test is therefore increasingly becoming a major consideration during design-for-test and test preparation for low power devices. This tutorial provides knowledge in this area. It is organized into three main parts. The first one gives necessary background and discusses issues arising from excessive power dissipation during test application. The second part provides comprehensive knowledge of structural and algorithmic solutions that can be used to alleviate such problems. The last part surveys low power design techniques and shows how these low power devices can be tested safely without affecting yield and reliability. EDA solutions for considering power during test and design-for-test are also discussed in the last part of the tutorial.

TT-02: DESIGN FOR YIELD AND RELIABILITY

Yervant Zorian, Virage Logic, yervant.zorian@viragelogic.com

In addition to designing the functionality, today's SOC necessitates designing for yield and reliability. This necessitates embedding a special family of IP blocks, called Infrastructure IP blocks. These are meant to ensure manufacturability of the SOC and to achieve adequate levels of yield and reliability. The Infrastructure IP leverages the manufacturing knowledge and feeds back the information into the design phase. This tutorial analyzes the key trends and challenges resulting in manufacturing susceptibility and field reliability that necessitate the use of such Infrastructure IP. Then, it concentrates on several examples of such embedded IPs for detection, analysis and correction.

TT-03: IC YIELD, RELIABILITY AND PROGNOSTIC METHODS USING NANOSCALE TEST STRUCTURES

Hans Manhaeve, Q-Star Test, hans.manhaeve@qstar.be; Douglas Goodman, Ridgetop Group Inc., doug.goodman@ridgetopgroup.edu

The mounting issues of decreased yield and reliability from nanoscale IC processes require advanced approaches to the measurement and mitigation of device degradation and variance. Shrinking process geometries, with their corresponding reduction in device lifetimes, have broad implications to critical applications having long intended design lifetimes. Nanoscale transistor sizes are emerging as a major concern to the long term reliability of safety-critical systems in aerospace and automotive applications. Common semiconductor failure modes include Time Dependent Dielectric Breakdown (TDDB), hot carrier damage (HCI), and Negative Bias Temperature Instability (NBTI). Die-level prognostic test structures can detect and help mitigate the untimely failures in critical systems. These test structures, with variance measurement capabilities, also provide an effective platform for improved process-aware design for improved yields. This tutorial will address concepts of in-situ test structures as a solution to yield, reliability and prognostic applications and include practical application examples.

TT-04: TESTING LOW-POWER INTEGRATED CIRCUITS: CHALLENGES, SOLUTIONS, AND INDUSTRY PRACTICES

Srivaths Ravi, Texas Instruments, srivaths.ravi@ti.com; Mohammad Tehranipoor, University of Connecticut, tehrani@enr.uconn.edu

Rohit Kapur, Synopsys Inc., rkapur@synopsys.com

The push for portable, battery-operated, and “cool-and-green” electronics has elevated power consumption as the defining metric of integrated circuit (IC) design. Testing ICs built for such applications requires judicious consideration of test power implications on various aspects of the design cycle (e.g., packaging and power grid design), test engineering (multi-site ATE power supply limitations and board design), power-aware test planning (DFT and ATPG), and developing the enabling EDA tool infrastructure (SW for estimation, reduction and low-power test generation). Furthermore, with power optimization and power management techniques becoming “de-facto” in almost all emerging 45nm and lower chips, systematic testing of these structures and the device in the presence of these structures becomes mandatory. This tutorial is intended to provide an in-depth and up-to-date understanding of low-power IC testing covering (a) dimensions of power-aware testing, (b) techniques for estimation and reduction of test power consumption and (c) test of power managed designs. Case-studies illustrating industrial design deployment practices and existing EDA vendor support will be outlined to illustrate capabilities and gaps in the state-of-the-art.

TEST TECHNOLOGY EDUCATIONAL PROGRAM (TTEP) 2010

TT-05: PRACTICES IN ANALOG, MIXED-SIGNAL AND RF TESTING

Salem Abdennadher, Intel, salem.abdennadher@intel.com; Saghir Shaikh, Broadcom, saghir@broadcom.com

The objective of this course is to present existing industry ATE solutions and the alternative solutions to ATE testing for mixed-signal and RF SoCs. These techniques greatly rely upon DFT and BIST structures. Tutorial presents the basic concepts in analog and RF measurements (eye diagram, jitter, gain, power compression, harmonics, noise figure, phase noise, BER, EVM, etc.). Several industrial examples of production testing of mixed-signal and RF devices, such as, SERDES transceivers, PHYs, PMDs, and RF transceivers are also presented. The block-DFT solutions are presented for PLLs, delta-sigma converters, equalizers, filters, mixers, AGC, LNAs, DACs and ADCs. The testing of high speed IO interfaces, such as, PCI-Express, and XAUI, etc, and the new design trends in RF systems such as MIMO and SiP based systems and their testability are also presented in this tutorial.

TT-06: PARAMETER VARIATIONS AND LOW-POWER DESIGN: TEST ISSUES AND ON-CHIP CALIBRATION/REPAIR SOLUTIONS

Rahul Rao, IBM Research, raorahul@us.ibm.com; Saibal Mukhopadhyay, Georgia Institute of Technology, saibal@ece.gatech.edu; Swarup Bhunia, Case Western Reserve University, skb21@case.edu; Praveen Elakkumanan, IBM Semiconductor R&D Center, pelakkum@us.ibm.com

Variations in device and interconnection characteristics resulting from process imperfections, environmental, (e.g. temperature, voltage), temporal (e.g. NBTI, HCI, TDDDB) and workload effects degrade the parametric yield and systems robustness. Such variations result in increased test cost and reduced yield due to test challenges due to new failure mechanisms and increased parametric failure rate. Low-power design techniques such as voltage scaling, body biasing and dual-V_{th} further aggravate these issues. Post-manufacturing approaches for on-chip calibration and self-repair of degraded systems constitute a promising class of solutions to improve the parametric yield through pro-active delay compensation and enhanced power management. To provide a comprehensive coverage on parameter variations and its impact on test, this tutorial will focus on: 1) intrinsic device physics and process limitations that cause variations; 2) design and test issues associated with parameter variations; 3) impact on yield and reliability; 3) test issues for low-power designs under variations; and 4) on-chip calibration and repair schemes for logic, memory and mixed-signal circuits to improve parametric yield and reliability. On-chip monitoring systems for self-calibration and in-field predictive diagnosis will be presented. Design and test approaches that address within-die parameter variations will be discussed with emphasis on power management. Finally, the tutorial will discuss online adaptation techniques for reliability improvement under temperature fluctuations and device degradations.

TT-07: HIGH-QUALITY AND LOW-COST DELAY TESTING FOR VDSM DESIGNS: CHALLENGES & SOLUTIONS

*Mohammad Tehranipoor, University of Connecticut, tehrani@engr.uconn.edu; Krishnendu Chakrabarty, Duke University, krish@ee.duke.edu
Jeff Rearick, AMD, jeff.rearick@amd.com*

As technology scales to 32nm and functional frequency and density continue to rise, many factors and parameters have shown significant impact on design and test of chips. Test engineers must now deal with many new challenges such as IR-drop and power supply noise (PSN) effects on chip performance, signal integrity and crosstalk effects on path delay, high test pattern volume, low fault/defect coverage, small delay defect test pattern generation and fault simulation, process variation effects, high cost of test implementation and application, and un-modeled faults. This tutorial provides practice-oriented solutions to the above challenges. The tutorial is designed to provide design and test engineers with in-depth knowledge on high-quality delay test generation for reduced escape and increased in-field reliability.

TT-08: RELIABILITY, AVAILABILITY, AND SERVICEABILITY OF NETWORKS-ON-CHIP

*Erika Cota, PPGC – Instituto de Informatica – UFRGS, erika@inf.ufrgs.br
Marcelo Lubaszewski, PPGEE/PGMICRO – Electrical Eng. Dept. – UFRGS, luba@ece.ufrgs.br*

This tutorial presents an overview of the issues related to the test, diagnosis and fault-tolerance of NoC-based systems. First, the characteristics of the NoC design (topologies, structures, routers, wrappers, and protocols) are presented, as well as a summary of the terms used in the field and an overview of the existing industrial and academic NoCs. Then, the challenges to test, diagnose and tolerate faults in NoC-based systems are discussed. Current test strategies are presented: re-use of the network for core testing, test scheduling for the NoC reuse, test access methods and interface, efficient re-use of the network, and power-aware and thermal-aware NoC-based SoC testing. In addition, the challenges and solutions for the NoC (interconnects, routers, and network interface) test and diagnosis are presented. Finally, since quality-of-service is one of the main challenges for the NoC use, fault tolerance techniques for the NoC are discussed.

TEST TECHNOLOGY EDUCATIONAL PROGRAM (TTEP) 2010

TT-09: THE ECONOMICS OF TEST AND TESTABILITY

Scott Davidson, Oracle, scott.davidson@oracle.com; Helen Colby, Rutgers University, HColby@rci.rutgers.edu

Louis Ungar, A.T.E. Solutions, Testable1@aol.com

Test economics provides a way of quantifying the costs and benefits of test, and helps a test engineer to choose the most effective test strategy. Most test economics in the past has been concerned with the modeling of these, but real economics is far more sophisticated. Recent work in behavioral economics, known to the public through bestsellers such as “Freakonomics,” “Super Freakonomics” and “Predictably Irrational” have shown that much of what we know about the behavior of economic actors is wrong. For instance, giving consumers too much choice may decrease sales. This tutorial will summarize existing work in test economics, provide background on microeconomic and behavioral economics concepts that are of interest to test and DFT engineers, and will show their applicability to test. The student will emerge with the ability to do traditional cost and benefit modeling, but more importantly, with a much deeper understanding of the economic principles that affect the cost and benefits of test and the profitability of a company. The researcher will emerge with the tools to make a much better case for the benefits of his or her research.

TT-10: TESTING TSV-BASED 3D STACKED ICs

Erik Jan Marinissen, IMEX, erik.jan.marinissen@imec.be; Yervant Zorian, Virage Logic, yervant.zorian@viragelogic.com

Three-dimensional stacked ICs offer dense integration of possibly heterogeneous technologies at a small footprint. Interconnection of the various tiers by means of Through-Silicon Vias (TSVs) promises to increase the interconnect bandwidth and performance while lowering power and manufacturing cost, and hence might help the semiconductor industry to extend the momentum of Moore’s Law into the next decade. Testing for manufacturing defects is considered by many as a major, still largely unresolved obstacle to make 3D integrated circuits a reality. There are concerns about the cost, or even worse, feasibility of testing such TSV-based 3D chips. In this tutorial, we present the challenges and solutions for a practical 3D test approach. We discuss the various test flows in 3D-SIC testing based on Known-Good Die (KGD) and Known-Good Stack (KGS) testing, and the role of modular testing. We present the new defects and tests for intra-die defects (e.g., due to wafer thinning) and TSV-based interconnects, and the wafer test access challenges related to KGD and KGS testing. Finally, we discuss an on-chip Design-for-Test (DfT) architecture that supports our approach.

TT-11: THE CONVERGENCE AND INTER-RELATIONSHIP OF YIELD, DESIGN FOR MANUFACTURABILITY AND TEST

Srikanth Venkataraman, Intel Corporation, srikanth.venkataraman@intel.com; Robert Aitken, ARM, rob.aitken@arm.com

The tutorial goal is to show how design for yield (DFY) and design for manufacturability (DFM) are tightly coupled into what we conventionally think of as test. As process geometries shrink, the line between defects and process variation blurs to the point where it is essentially non-existent. As feature sizes reduced to 90 nm micron and below, systematic mechanism-limited yield loss began to appear as a substantial component in yield loss due to the interaction between design and manufacturing. The basics of yield and what fabs do to improve defectivity and manage yield are described. DFM techniques to analyze the design content, flag areas of design that could limit yield, and make changes to improve yield are discussed. In DFM/DFY circles, it is common to speak of defect limited yield, but it is less common to think of testlimited yield, yet this concept is common in DFT (e.g. IDDQ testing, delay testing). Test techniques to close the loop by crafting test patterns to expose the defect prone feature and circuit marginality through ATPG, and by analyzing silicon failures through diagnosis to determine the features that are actually causing yield loss and their relative impact are covered. This tutorial will provide background needed for DFT practitioners to understand DFM and DFY, and see how their work relates to it. The ultimate goal is to spur attendees to conducting their own research in the area, and to apply these concepts in their jobs.

TEST TECHNOLOGY EDUCATIONAL PROGRAM (TTEP) 2010

TT-12: STATISTICAL ADAPTIVE TEST METHODS TARGETING “ZERO DEFECT” IC QUALITY AND RELIABILITY

Adit Singh, Auburn University, adsingh@auburn.edu

Integrated circuits have traditionally all been tested identically in the manufacturing flow with little sharing of test results between the different test insertions. However, as the detection of subtle manufacturing flaws becomes ever more challenging and expensive in aggressively scaled nanometer technologies, innovative new statistical screening methods are being developed that attempt to improve test effectiveness and optimize test costs by subjecting “suspect” parts to more extensive testing, and also adaptively bring in additional tests that target the suspected failure mode. The idea is analogous to selective security screening approaches applied at airports. Such statistical methods fall into two broad categories: those that exploit the statistics of defect distribution on wafers, and those that exploit the correlation in the variation of process and performance parameters on wafers. This tutorial presents test methodologies that span both these categories, and illustrates their effectiveness with results from a number of recently published experimental studies on production digital and analog circuits from IBM, Intel and LSI Logic, Analog Devices and NXP Semiconductor. Commercial tools offered by a number of new companies that have emerged in the “Adaptive Test” space will also be discussed. Broadly, these aim provide to support for the sharing and leveraging of results from the different tests in the test flow for effective test adaptation and optimization.

TT-13: BRIDGE TO MOORE – IEEE STANDARDS PROVIDE ACCESS TO DEBUG, VALIDATION AND TEST OF EVERMORE COMPLEX ICS; ON ATE, ON BOARD, IN SYSTEM

Adam Ley, ASSET InterTech, aley@asset-intertech.com; Alfred Crouch, ASSET InterTech, acrouch@asset-intertech.com

Modern chips have a wealth of embedded content and are becoming more complex in architecture with SOCs being made up of multiple cores and with multiple-TAP configurations; and known-good-die being stacked into SIPs and POPs. The need for access to embedded instruments for debug, validation, test and yield analysis on various occasions during a chip’s life-cycle are driving the industry toward “standard” solutions instead of collections of ad hoc access mechanisms. These solutions include IEEE 1149.1, 1500, P1149.7 and P1687, which provide for, respectively, the original standard Test Access Port (TAP), Embedded Core Test, the new Reduced-pin and Enhanced-functionality TAP, and Access and Control of Instrumentation. This tutorial will familiarize the student with these IEEE standards and draft standards, will present the drivers for adoption and use of the standards, will show examples of architectures and usage, and will evaluate pros and cons associated with implementation and use.

TT-14: POST-SILICON VALIDATION AND DEBUG

*Nicola Nicolici, McMaster University, nicola@ece.mcmaster.ca; Jason Stinson, Intel, jason.stinson@intel.com
Bart Vermeulen, NXP Semiconductors, bart.vermeulen@nxp.com*

Pre-silicon verification methods work with models of the design and are therefore limited by the inherent trade-off between accuracy and runtime. Designs are sent to fabrication when the confidence level is high enough; unfortunately, it still happens that functional and electrical design bugs remain undetected and slip through to prototype silicon. Errors that slip through require fixing as soon as possible once detected on the prototype. Hence, the pre-silicon verification transitions to post-silicon validation and debug upon return of first silicon samples from the fab. The continued need for more effective and efficient debugging methods and instruments is expected to drive innovative and new debug research over the forthcoming years. In this tutorial, we present the basic concepts and the recent advances in this area.

TT-15: DIGITAL TIMING MEASUREMENTS – FROM SCOPES AND PROBES TO TIMING AND JITTER

Wolfgang Maichen, Teradyne, wolfgang@testtechniques.com

As many circuits and applications now enter the Gigahertz frequency arena, accurate digital timing and jitter measurements have become crucial in the design, verification, characterization, and application of electronic circuits. To be successful in this endeavor, an engineer needs a knowledge base covering instrumentation, measurement techniques, jitter and timing concepts, statistics, and transmission line theory. Very often even the most experienced digital test engineer – while mastering some of those subjects – lacks systematic knowledge or experience in others. The goal of this tutorial is to give a compact yet in-depth overview on all those subjects. The emphasis is on practical concepts and real-life guidelines that can be readily put into practice.

IEEE DESIGN & TEST OF COMPUTERS

IEEE D&T is a bimonthly magazine published by the IEEE Computer Society in cooperation with the IEEE Circuits and Systems Society specifically for design and test engineers and researchers. D&T features peer-reviewed original work describing methods and practices used to design and test electronic product hardware and supportive software. Articles explore current practices and experience in:

- System Level Design and Test
- Embedded Test Technology
- Low Power Design
- Reconfigurable Systems
- Board and System Test
- Analog and Mixed Signal Design and Test
- System-on-Chip Design and IP Reuse
- Embedded Systems and Software
- Design and Verification/Validation

In addition, D&T publishes tutorial articles, perspectives, roundtable discussions, book reviews, viewpoints, conference reports, panel summaries, and standards updates contributed by authors working in the industry.

PAPER SUBMISSION: Authors should use *Manuscript Central* (<https://mc.manuscriptcentral.com/cs-ieee>) to upload their submissions. The first-time user must create a new account. The site provides detailed instructions on usage. Each submitted paper undergoes at least three technical reviews. All submissions must be original, previously unpublished work.

SUBSCRIPTION: IEEE D&T offers full year and half-year subscriptions for print issues. In addition, it offers to IEEE CS and CAS members electronic subscription options with full text searchable access to all issues from 1995 forward!

Anyone may access tables of content and abstracts of articles online at no cost, so check out D&T's web page at:

<http://computer.org/dt>

IEEE
Design&Test
of Computers

BOOKS ON TEST TECHNOLOGY

Advanced Simulation and Test Methodologies for VLSI Design

Gordon Russell, Ian L. Sayers
Chapman & Hall ISBN: 0747600015, April 1989

Advances in Electronic Testing: Challenges and Methodologies

Dimitris Gizopoulos (editor)
Springer ISBN 0387294082, January 2006

Algorithms for Synthesis and Testing of Asynchronous Circuits

Luciano Lavagno, Alberto Sangiovanni-Vincentelli
Kluwer Academic Publishers ISBN: 0792393643, June 1993

Analog and Mixed-Signal Boundary Scan: A Guide to the IEEE

1149.4 Test Standard
Adam Osseiran (Editor)
Kluwer Academic Publishers ISBN: 0792386868, October 1999

Analog and Mixed-Signal Test

Bapiraju Vinnakota (Editor)
Prentice Hall ISBN: 0137863101, April 1998

Analog Signal Generation for Built-In-Self-Test of Mixed-Signal Integrated Circuits

Gordon W. Roberts, Albert K. Lu
Kluwer Academic Publishers ISBN: 0792395646, April 1995

Arithmetic Built-In Self-Test for Embedded Systems

Janusz Rajski, Jerzy Tyszer
Prentice Hall ISBN: 0137564384, October 1997

An Artificial Intelligence Approach to Test Generation

Narinder Singh
Kluwer Academic Publishers ISBN: 0898381851, April 1987

Assessing Fault Model and Test Quality

Kenneth M. Butler, Melvin Ray Mercer
Kluwer Academic Publishers ISBN: 0792392221, January 1992

The Boundary-Scan Handbook

Kenneth P. Parker
Kluwer Academic Publishers ISBN: 1402074964, June 2003

The Boundary-Scan Handbook: Analog and Digital

Kenneth P. Parker
Kluwer Academic Publishers ISBN: 0792382773, November 1998

Built In Test for VLSI: Pseudorandom Techniques

Paul H. Bardell, William H. McAnney, Jacob Savir
John Wiley & Sons ISBN: 0471624632, October 1987

CMOS SRAM Circuit Design and Parametric Test in Nano-Scaled Technologies

Andrei Pavlov, Manok Sachdev
Springer ISBN 978-1-4020-8362-4, 2008

Defect Oriented Testing for CMOS Analog and Digital Circuits

Manoj Sachdev
Kluwer Academic Publishers ISBN: 0792380835, April 1999

BOOKS ON TEST TECHNOLOGY

Delay Fault Testing for VLSI Circuits

Angela Krstic, Kwang-Ting Cheng
Kluwer Academic Publishers ISBN: 0792382951, November 1998

Design and Test Techniques for VLSI and WSI Circuits

R. Massara (Editor)
Inspec/IEE ISBN: 0863411657, December 1989

Design for At-Speed Test, Diagnosis and Measurement

Benoit Nadeau-Dostie
Kluwer Academic Publishers ISBN 0-7923-8669-8, September 1999

Design-For-Test For Digital ICs and Embedded Core Systems

Alfred L. Crouch
Prentice Hall ISBN: 0130848271, June 1999

A Designer's Guide to Built-in Self-Test

Charles E. Stroud
Kluwer Academic Publishers ISBN 1-4020-7050-0, May 2002

Digital Timing Measurements, From Scopes and Probes to Timing and Jitter

Wolfgang Maichen
Springer ISBN: 0-387-31418-0, 2006

CMOS Electronics: How It Works, How It Fails

Jaume Segura, Charles F. Hawkins
Wiley-IEEE Press ISBN: 0-471-47669-2, March 2004

The Core Test Wrapper Handbook

Francisco da Silva, Teresa McLaurin, Tom Waayers
Springer ISBN: 978-0-387-30751-0, 2006

Data Mining and Diagnosing IC Fails

Leendert M. Huisman ISBN: 0-387-24993-1, 2005

Digital Circuit Testing: A Guide to DFT, ATVG, and Other Techniques

Francis C. Wang
Academic Press ISBN: 0127345809, July 1991

Digital Circuit Testing and Testability

Parag K. Lala
Academic Press ISBN: 0124343309, January 1997

Digital Hardware Testing: Transistor-Level Fault Modeling and Testing

Rochit Rajsuman (Editor)
Artech House ISBN: 0890065802, December 1992

Digital Integrated Circuit Testing from a Quality Perspective

Eugene R. Hnatek
Van Nostrand Reinhold ISBN: 0442006438, August 1993

Digital Logic Testing and Simulation, 2nd edition

Alexander Miczo
J. Wiley & Sons ISBN 0-471-43995-9, July 2003

BOOKS ON TEST TECHNOLOGY

Digital Systems Testing and Testable Design

Miron Abramovici, Melvin A. Breuer, Arthur D. Friedman
IEEE ISBN: 0780310624, September 1994

Digital Test Engineering

Max J. Cortner
John Wiley & Sons ISBN: 0471851353, October 1987

Economics of Electronic Design, Manufacture and Test

Magdy Abadir, Tony Ambler (Editors)
Kluwer Academic Publishers ISBN: 0792394712, September 1994

Efficient Branch and Bound Search With Application to Computer-Aided Design

Xinghao Chen, Michael L. Bushnell
Kluwer Academic Publishers ISBN: 0792396731, June 1996

Electronic Testing and Fault Diagnosis, 3rd Edition

G.C. Loveday
Addison-Wesley Publishers ISBN: 0582252423, February 1996

Elements of STIL

Gregory A. Maston, Tony R. Taylor, Julie N. Villar
Kluwer Academic Publishers ISBN 1-4020-7637-1, October 2003

Embedded Processor-Based Self-Test

Dimitris Gizopoulos, Antonis Paschalis, Yervant Zorian
Kluwer Academic Publishers ISBN 1402027850, 2004

Emerging Nanotechnologies, Test, Defect Tolerance, and Reliability

Mohammad Tehranipoor (editor)
Springer ISBN: 978-0-387-74746-0, 2008

Essentials of Electronic Testing for Digital, Memory, and Mixed-Signal VLSI Circuits

Michael L. Bushnell, Vishwani D. Agrawal
Kluwer Academic Publishers ISBN: 0792379918, November 2000

Fault Diagnosis of Analog Integrated Circuits

Prithviraj Kabisatpathy, Alok Barua, Satyabroto Sinha
Springer ISBN: 0-387-25742-X, 2005

Fault Diagnosis of Digital Circuits

V.N. Yarmolik
John Wiley & Sons ISBN: 0471926809, August 1990

Fault-Tolerant Computer System Design

Dhiraj K. Pradhan
Prentice Hall ISBN: 0130578878, February 1996

Fault-Tolerance Techniques for SRAM-based FPGAs

Fernanda Lima Kastensmidt, Luigi Carro, Ricardo Reis
Springer ISBN: 0-387-31068-1, 2006

BOOKS ON TEST TECHNOLOGY

From Contamination to Defects, Faults and Yield Loss: Simulation and Applications

Jitendra B. Khare, Wojciech Malý
Kluwer Academic Publishers ISBN: 0792397142, April 1996

Genetic Algorithms for VLSI Design, Layout and Test Automation

Pinaki Mazumder, Elizabeth M. Rudnick
Prentice Hall ISBN: 0130115665, December 1998

Hierarchical Modeling for VLSI Circuit Testing

Debashis Bhattacharya, John P. Hayes
Kluwer Academic Publishers ISBN: 079239058X, February 1990

High Performance Memory Testing

R. Dean Adams
Kluwer Academic Publishers ISBN 1-4020-7255-4, September 2002

High-Level Test Synthesis of Digital VLSI Circuits

Mike Tien-Chien Lee
Artech House ISBN: 0890069077, February 1997

IDDQ Testing for CMOS VLSI

Rochit Rajsuman
Artech House ISBN: 0890067260, October 1994

IDDQ Testing of VLSI Circuits

Ravi K. Gulati, Charles F. Hawkins (Editor)
Kluwer Academic Publishers ISBN: 0792393155, January 1993

<http://tab.computer.org/ttcc/teg/ttep>

Integrated Circuit Design, Fabrication and Test

Peter R. Shepherd
McGraw Hill ISBN: 007057278X, August 1996

Integrated Circuit Failure Analysis: A Guide to Preparation Techniques

Friedrich Beck, Stephen S. Wilson (Translator)
John Wiley & Son Ltd ISBN: 0471974013, January 1998

Introduction to Advanced System-on-Chip Test Design and Optimization

Erik Larsson
Springer ISBN: 1-4020-3207-2, 2005

An Introduction to IDDQ Testing

S. Chakravarty and P. Thadikaran
Kluwer Academic Publishers ISBN 0792399455, 1996.

An Introduction to Mixed-Signal Ic Test and Measurement

Mark Burns, Gordon W. Roberts
Oxford University Press ISBN 0195140168, January 2001

LSI/VLSI Testability Design

Frank F. Tsui
McGraw Hill ISBN: 0070653410, February 1987

Models in Hardware Testing

Hans-Joachim Wunderlich (Editor)
Springer ISBN 978-90-481-3281-2, 2010

BOOKS ON TEST TECHNOLOGY

Multi-Chip Module Test Strategies (Frontiers in Electronic Testing)

Yervant Zorian (Editor)
Kluwer Academic Publishers ISBN: 079239920X, March 1997

Nanometer Technology Designs, High Quality Delay Tests

Mohammad Tehranipoor, Nisar Ahmed
Springer ISBN: 978-0-387-76486-3, 2008

Neural Models and Algorithms for Digital Testing

Srimat T. Chakradhar, Vishwani D. Agrawal, Michael L. Bushnell
Kluwer Academic Publishers ISBN: 0792391659, July 1991

New Methods of Concurrent Checking

M. G^ssel, V. Ocheretny, E. Sogomonyan, D. Marienfeld
Springer ISBN 978-1-4020-8419-5, 2008

On Line-Testing for VLSI

Michael Nicolaidis, Yervant Zorian, Dhiraj K. Pradan (Editors)
Kluwer Academic Publishers ISBN: 0792381327, June 1998

Oscillation-Based Test in Mixed-Signal Circuits

G. Huertas Sanchez, D. Vazquez Garcia de la Vega, A. Rueda Rueda,
J.L. Huertas Diaz
Springer ISBN: 978-1-4020-5314-6, 2006

Power-Constrained Testing of VLSI Circuits

Nicola Nicolici, Bashir M. Al-Hashimi
Kluwer Academic Publishers ISBN 1-4020-7235-X, February 2003

Practical Digital Design and Testing

Parag K. Lala
Prentice Hall ISBN: 0023671718, October 1995

Principles of Testing Electronic Circuits

Samiha Mourad, Yervant Zorian
John Wiley & Sons ISBN: 0471319317, January 2000

Random Testing of Digital Circuits

Rene David
Marcel Dekker ISBN: 0824701828, April 1998

Rapid Reliability Assessment of VLSICs

A.P. Dorey, B.K. Jones, A.M.D. Richardson, Y.Z. Xu
Plenum Pub. Corp ISBN: 030643492X, June 1990

Reasoning in Boolean Networks: Logic Synthesis and Verification

Using Testing Techniques
Wolfgang Kunz, Dominik Stoffel
Kluwer Academic Publishers ISBN: 0792399218, June 1997

Research Perspectives and Case Studies in System Test and Diagnosis

John W. Sheppard, William R. Simpson
Kluwer Academic Publishers ISBN: 0792382633, January 2000

BOOKS ON TEST TECHNOLOGY

Self-Testing VLSI Design

V.N. Yarmolik, I.V. Kachan
Elsevier Science Ltd ISBN: 0444896406, February 1993

Self-Checking and Fault-Tolerant Digital Design

Parag K. Lala
Elsevier Science & Technology ISBN: 0124343708, June 2000

Semiconductor Memories: Technology, Testing, and Reliability

Ashok K. Sharma
IEEE Press ISBN: 0780310004, August 2002

Sequential Logic Testing and Verification

Abhijit Ghosh, Srinivas Devadas, A. Richard Newton
Kluwer Academic Publishers ISBN: 0792391888, February 1992

SOC (System-on-a-Chip) Testing for Plug and Play Test Automation

K. Chakrabarty (Editor)
Kluwer Academic Publishers ISBN: 1402072058, September 2002

System-on-Chip Test Architectures, Nanometer Design for Testability

Laung-Terng Wang, Charles Stroud, Nur Touba
Elsevier, Morgan Kaufman ISBN 012373973X, November 2007

System Test and Diagnosis

William R. Simpson, John W. Sheppard
Kluwer Academic Publishers ISBN: 0792394755, August 1994

System-on-a-Chip: Design and Test

Rochit Rajsuman
Artech House Publishers ISBN: 1580531075, June 2000

Test Economics and Design for Testability

C. Dislis, J.H. Dick, I.D. Dear, A.P. Ambler
Prentice Hall ISBN: 0131089943, January 1995

Test Generation Technology for Digital Integrated Circuits: Foundations, Technology, Tools

H.T. Vierhaus, U. Glaeser
Springer Verlag ISBN: 0387982086, December 1998

Test Resource Partitioning for System-on-a-Chip

K. Chakrabarty, V. Iyengar, A. Chandra
Kluwer Academic Publishers ISBN: 1402071191, May 2002

Testability Concepts for Digital ICs: The Macro Test Approach

F.P.M. Beenker, R.G. Bennetts, A.P. Thijssen
Kluwer Academic Publishers ISBN: 0792396588, December 1995

Testing and Reliable Design of CMOS Circuits

Niraj K. Jha, Sandip Kundu
Kluwer Academic Publishers ISBN: 0792390563, February 1990

Testing of Digital Systems

Niraj Jha and Sandeep Gupta
Cambridge University Press ISBN 0521773563, 2003

BOOKS ON TEST TECHNOLOGY

Testing Semiconductor Memories, Theory and Practice

A.J. van de Goor
ComTex Publishing ASIN: 047192587X, January 1991

Testing Static Random Access Memories

Said Hamdioui
Kluwer Academic Publishers ISBN 1-4020-7752-1, March 2004

Tutorial: Test Generation for VLSI Chips

Vishwani D. Agrawal, Sharad C. Seth
IEEE Computer Society ISBN: 081868786X, September 1988

Tutorial: VLSI Support Technologies: Computer-Aided Design, Testing, and Packaging

Rex Rice (Editor)
IEEE ISBN: 999221144X, May 1982

A Unified Approach for Timing Verification and Delay Fault Testing

Mukund Sivaraman, Andrzej J. Strojwas
Kluwer Academic Publishers ISBN: 0792380797, January 1998

Unified Methods for VLSI Simulation and Test Generation

Kwang-Ting Cheng
Kluwer Academic Publishers ISBN: 0792390253, September 1989

VLSI Fault Modeling and Testing Techniques

George W. Zobrist (Editor)
Intellect ISBN: 0893917818, January 1993

VLSI Test Principles and Architectures

Laung-Terng Wang, Cheng-Wen Wu, Xiaoqing Wen
Elsevier Morgan Kauffman ISBN 0123705975, July 2006

VLSI Testing

T.W. Williams (Editor)
Elsevier Science ISBN: 0444878955, April 1986

VLSI Testing: Digital and Mixed Analogue/Digital Techniques

Stanley L. Hurst
Inspec/IEE ISBN: 0852969015, February 1999

TEST TECHNOLOGY EDUCATIONAL PROGRAM (TTEP) 2010 OFFERED TUTORIAL UNITS PER TECHNICAL MEETING

LATW 2010

Latin American Test Workshop

<http://tima.imag.fr/conferences/latw2010>

Offered Tutorials: TT-01, TT-02 (Half-Day Tutorials)

DATE 2010

Design Automation & Test in Europe Conference

<http://www.date-conference.com>

Offered Tutorials: TT-03, TT-04 (Half-Day Tutorials)

VTS 2010

VLSI Test Symposium

<http://www.tttc-vts.org>

Offered Tutorials: TT-05, TT-06 (Full-Day Tutorials)

ITC 2010

International Test Conference

<http://www.itctestweek.org>

Offered Tutorials: TT-04, TT-05, TT-06, TT-07, TT-08, TT-09, TT-10, TT-11, TT-12, TT-13, TT-14, TT-15 (Full-Day Tutorials)

<http://tab.computer.org/tttc/teg/ttep>

ATS 2010

Asian Test Symposium

<http://ats10.shu.edu.cn>

Offered Tutorial: TT-11 (Half-Day Tutorial)

PRESENTER INDEX

S. Abdennadher.....	TT-05	E. J. Marinissen.....	TT-10
R. Aitken.....	TT-11	S. Mukhopadhyay.....	TT-06
S. Bhunia.....	TT-06	N. Nicolici.....	TT-01, TT-14
K. Chakrabarty.....	TT-07	R. Rao.....	TT-06
H. Colby.....	TT-09	S. Ravi.....	TT-04
E. Cota.....	TT-08	J. Rearick.....	TT-07
A. Crouch.....	TT-13	S. Shaikh.....	TT-05
S. Davidson.....	TT-09	A. Singh.....	TT-12
P. Elakkumanan.....	TT-06	J. Stinson.....	TT-14
P. Girard.....	TT-01	M. Tehranipoor.....	TT-04, TT-07
D. Goodman.....	TT-03	L. Ungar.....	TT-09
R. Kapur.....	TT-04	S. Venkataraman.....	TT-11
A. Ley.....	TT-13	B. Vermeulen.....	TT-14
M. Lubaszewski.....	TT-08	X. Wen.....	TT-01
H. Manhaeve.....	TT-03	Y. Zorian.....	TT-02, TT-10
W. Maichen.....	TT-15		