# ECE 255, Differential Amplifiers, cont. 

30 November 2017

In this lecture, we revisit differential amplifiers. Differential amplifiers are preferred in op amp designs because of their high immunity to noise, and the absence of coupling and bypass capacitors. Even though more transistors are needed, they are easily done in IC designs. This lecture is a summary of Sections $9.4,9.5$, and 9.6 of Sedra and Smith.

## 1 DC Offsets

In the previous lectures, we have studied the common-mode rejection ratio (CMRR) of differential amplifiers. For a matched differential amplifier, there is no DC output, but in reality, the transistor pairs are not matched perfectly giving rise to a DC output which we call the DC offset.

These offset values can be easily derived using perturbation or Taylor series expansion in the circuit analysis. Any mismatch of the transistor pair gives rise to $V_{O}$, the output DC offset voltage as shown in Figure 1(a). Then one can define an equivalent input offset voltage, for the matched case, $V_{O S}$, that gives rise to the output offset voltage. To this end, one defines

$$
\begin{equation*}
V_{O S}=V_{O} / A_{d} \tag{1.1}
\end{equation*}
$$

where $A_{d}$ is the differential gain of the amplifier. A negative $V_{O S}$ applied to the input as shown in Figure 1(b) for the unmatched case gives rise to zero output.

A mismatch can come from the drain resistor $R_{D}$ as shown in Figure 1; a simple analysis shows that ${ }^{1}$

$$
\begin{equation*}
V_{O S}=\frac{V_{O V}}{2} \frac{\Delta R_{D}}{R_{D}} \tag{1.2}
\end{equation*}
$$

When the mismatch comes from the geometry of the MOSFET in $W / L$, the input offset voltage is

$$
\begin{equation*}
V_{O S}=\frac{V_{O V}}{2} \frac{\Delta(W / L)}{(W / L)} \tag{1.3}
\end{equation*}
$$

[^0]When the mismatch comes from the threshold voltage $V_{t}$, then

$$
\begin{equation*}
V_{O S}=\Delta V_{t} \tag{1.4}
\end{equation*}
$$

Assuming that the offset voltages are random and uncorrelated, the root mean square ( RMS ) offset voltage is

$$
\begin{equation*}
V_{O S}=\sqrt{\left(\frac{V_{O V}}{2} \frac{\Delta R_{D}}{R_{D}}\right)^{2}+\left(\frac{V_{O V}}{2} \frac{\Delta(W / L)}{(W / L)}\right)^{2}+\left(\Delta V_{t}\right)^{2}} \tag{1.5}
\end{equation*}
$$

where one assumes that the average value of the cross terms are zero as there are no cross-correlation between them.


Figure 1: (a) MOS differential pair with inputs grounded to emulate a common mode operation, but yet a residual $V_{O}$ results due to mismatch. (b) Application of a negative input offset voltage nulls the output offset (Courtesy of Sedra and Smith).

For BJT amplifiers, the mismatch can come from the collector resistor $R_{C}$ giving rise to

$$
\begin{equation*}
\left|V_{O S}\right|=V_{T} \frac{\Delta R_{C}}{R_{C}} \tag{1.6}
\end{equation*}
$$

where $V_{T}$ is the thermal voltage.
When the mismatch comes from the saturation or scale current $I_{S}$, then

$$
\begin{equation*}
\left|V_{O S}\right|=V_{T} \frac{\Delta I_{S}}{I_{S}} \tag{1.7}
\end{equation*}
$$

When the offset parameters are uncorrelated random variables, then

$$
\begin{equation*}
V_{O S}=V_{T} \sqrt{\left(\frac{\Delta R_{C}}{R_{C}}\right)^{2}+\left(\frac{\Delta I_{S}}{I_{S}}\right)^{2}} \tag{1.8}
\end{equation*}
$$

When the $\beta$ values of the transistors are mismatched, the offset current is

$$
\begin{equation*}
I_{O S}=I_{B} \frac{\Delta \beta}{\beta} \tag{1.9}
\end{equation*}
$$


(a)

(b)

Figure 2: Analogous to the previous figure, but drawn here for BJT amplifiers (Courtesy of Sedra and Smith).

## 2 Current-Mirror Load for Differential Amplifiers

Differential amplifiers with differential outputs have three distinct advantages:

1. It reduces the common-mode gain and increases the common-mode rejection ratio (CMRR).
2. It reduces the input offset voltage since inherent cancelation exists in the design.
3. It increases the differential gain by a factor of 2 when the output is taken across two transistors.

But for practical purposes, one needs to convert a differential output to a single-ended output as shown in Figure 3.


Figure 3: Multi-stage differential amplifier ending in a single-ended stage output for practical applications (Courtesy of Sedra and Smith).


Figure 4: An inefficient way of converting to a single-ended output in a differential amplifier (Courtesy of Sedra and Smith).

An inefficient way of doing this is shown in Figure 4. We will discuss how to achieve this conversion more efficiently next. This is achieved by loading the differential amplifier with a current-mirror load.

### 2.1 Differential-to-Single-Ended Conversion



Figure 5: (a) The current-mirror loaded MOS differential pair to enhance its output efficiency. (b) The perfect matching case with common-mode input. (c) The small-signal differential mode input case (Courtesy of Sedra and Smith).

To achieve an efficient conversion from a differential output to a single-ended output, a current mirror is used as a load is shown in Figure 5(a).

To see how this works, consider a common mode input as shown in Figure $5(\mathrm{~b})$. Assuming $Q_{3}$ ia matched to $Q_{4}$, then the drain currents of the two transistors are equal since in the ideal case, the drain current of a MOSFET depends only on its gate voltge. If $Q_{1}$ and $Q_{2}$ are matched as well, then by symmetry, no current flows out of the output port, and the drain voltages of the transistor pairs should be equal to each other. Hence, $V_{O}=V_{D D}-V_{S G 3}$, as expected and no current flows out of the output port. This is an idealization as we assume that $Q_{3}$ and $Q_{4}$ act like ideal current sources where their drain currents depend
only on their gate voltages. In actuality, when the drain of $Q_{4}$ is connected to a load, its voltage will change from the value of $V_{O}=V_{D D}-V_{S G 3}$ due to the Early effect, and that additional current will flow through the output resistance of $Q_{4}$. Thus mismatch occurs and the output voltage is not as ideal as shown.

Now assume that a small-signal differential voltage is being applied, and the small-signal model of Figure 5(c) can be used. The bottom two transistors are imbalanced, while the top two transistors are still balanced. This asymmetry causes the current to double up at the output port as shown. Therefore the use of a current mirror helps to double this current or the gain of this design Figure 4.

### 2.2 Differential Gain of the Current-Mirror-Loaded MOS Pair

The differential gain of this amplifier can be represented by Figure 6. A detail analysis is given in the textbook, but we can cut through the chaste and give an intuitive argument to arrive at the answer.

First, one assumes that the transistors $Q_{1}$ and $Q_{2}$ are matched so that $g_{m 1}=g_{m 2}=g_{m}$. Then the transconductance of the model shown in Figure 6 is given by

$$
\begin{equation*}
G_{m}=g_{m} \tag{2.1}
\end{equation*}
$$

The output resistance is given by

$$
\begin{equation*}
R_{o}=r_{o 2} \| r_{o 4} \tag{2.2}
\end{equation*}
$$

Thus the differential voltage gain is

$$
\begin{equation*}
A_{d}=\frac{v_{o}}{v_{i d}}=G_{m} R_{o}=G_{m}\left(r_{o 2} \| r_{o 4}\right)=g_{m}\left(r_{o 2} \| r_{o 4}\right) \tag{2.3}
\end{equation*}
$$

If one further assumes that $r_{o 2}=r_{o 4}=r_{o}$, then $\left(r_{o 2} \| r_{o 4}\right)=r_{o} / 2$, and

$$
\begin{equation*}
A_{d}=\frac{1}{2} g_{m} r_{o}=\frac{1}{2} A_{o} \tag{2.4}
\end{equation*}
$$

where $A_{o}$ is the gain of one MOS transistor.
Had the current mirror not being there as a load, the gain of the differential amplifier as shown in Figure 4 is just $\frac{1}{2} g_{m} R_{L}$. Now that a current mirror is added that causes current doubling, then the differential gain is $g_{m} R_{L}$. In this case, the load resistance $R_{L}=\left(r_{o 2} \| r_{o 4}\right)=r_{o} / 2$ is just the output resistance of $Q_{4}$ in parallel connection with $Q_{2}$, since the output current will flow through these two resistors if it is open circuited.


Figure 6: Output equivalent circuit of the amplifier in the previous figure (Courtesy of Sedra and Smith).

### 2.3 A Two-Stage CMOS Op Amp



Figure 7: A two-stage CMOS op-amp design (Courtesy of Sedra and Smith).
Given the background knowledge, we are ready to study a two-stage CMOS op amp as shown in Figure 7. Given the diminishing dimensions of these devices nowadays, the biasing voltage becomes increasing smaller, reaching a fraction of volt.

The first stage consists of a differential amplifier formed by $Q_{1}$ and $Q_{2}$. A current-steering circuit formed by $Q_{8}$ and $Q_{5}$ supplies the needed current to drive the first stage. Moreover, the current mirror, $Q_{3}$ and $Q_{4}$ are used as the load to the first stage amplifier. Notice that $Q_{1}$ and $Q_{4}$ are PMOS's while $Q_{3}$ and $Q_{4}$ are NMOS's.

The second stage of the amplifier is formed by $Q_{6}$ which is a common-source amplifier, loaded with a current source $Q_{7}$. A coupling capacitor $C_{C}$ is included but its function is outside the scope of this course. However, one can see that at high frequency, the capacitor acts like a short, connecting $v_{o}$ directly to the output of $Q_{2}$. This reduces the gain of the amplifier, and hence has a negative feedback.

The output resistance of this op amp is $\left(r_{o 6} \| r_{o 7}\right)$ which is high. Therefore, this circuit is good for driving high-impedance load such as a small capacitor.

### 2.3.1 Voltage Gain

The voltage gain of the first stage of this amplifier is

$$
\begin{equation*}
A_{1}=-g_{m 1}\left(r_{o 2} \| r_{04}\right) \tag{2.5}
\end{equation*}
$$

Notice the negative sign because of a PMOS being used here. Since the second stage is current source loaded, the common-source amplifier voltage gain of this stage is

$$
\begin{equation*}
A_{2}=-g_{m}\left(r_{o 6} \| r_{o 7}\right) \tag{2.6}
\end{equation*}
$$

The open-circuit or open-loop voltage gain is the product of $A_{1}$ and $A_{2}$.

### 2.3.2 Input Offset Voltage

There are two kinds of voltage offsets in an op amp design. One is due to the imprecision of the fabrication process giving rise to random dimensions. This is known as random offset or random error.

Random errors actually become an increasingly important effect as device dimensions become smaller. It becomes increasingly harder to fabricate devices to the prescribed dimensions because of technology barriers in the lithographic process. The uncertainty in the dimensions of the fabricated devices gives rise to a field known as uncertainty quantification.

Another is due to design errors giving rise to systematic offset or systematic error. For instance, in the design shown in Figure 7, when a common mode input is assumed, there should be no output voltage. But design errors may cause this not to be so. Again, in an ideal circuit, $Q_{3}$ is matched to $Q_{4}$, with the drain current of $Q_{4}$ being $I / 2$. Also, ideally, $Q_{3}$ and $Q_{4}$ should have the same drain voltage due to their matching. So when the drain voltage of $Q_{4}$ is used to drive $Q_{6}, Q_{6}$ should have the same drain current as $Q_{4}$, except for geometry variation. This can be expressed as

$$
\begin{equation*}
I_{6}=\frac{(W / L)_{6}}{(W / L)_{4}} \frac{I}{2} \tag{2.7}
\end{equation*}
$$

But $Q_{7}$ is suppose to mirror the currents of $Q_{5}$ or $Q_{8}$. This can be expressed as

$$
\begin{equation*}
I_{7}=\frac{(W / L)_{7}}{(W / L)_{5}} I \tag{2.8}
\end{equation*}
$$

Not knowingly to the designer, if $I_{6}$ is not equal to $I_{7}$, a mismatch will result giving rise to nonzero output current in the common-mode operation. This nonzero output current will produce a voltage at the load. A systematic error will result. To avoid this, one chooses

$$
\begin{equation*}
\frac{(W / L)_{6}}{(W / L)_{4}}=2 \frac{(W / L)_{7}}{(W / L)_{5}} \tag{2.9}
\end{equation*}
$$

so that $I_{6}=I_{7}$.


[^0]:    Printed on November 30, 2017 at 17:40: W.C. Chew and Z.H. Chen
    ${ }^{1}$ Detail analysis can be found in Section 9.4 of Sedra and Smith.

