CETUS: A SOURCE-TO-SOURCE COMPILER INFRASTRUCTURE FOR MULTICORES

Reuse Rights and Reprint Permissions:
Educational or personal use of this material is permitted without fee, provided such use: 1) is not made for profit; 2) includes this notice and a full citation to the original work on the first page of the copy; and 3) does not imply IEEE endorsement of any third-party products or services. Authors and their companies are permitted to post their IEEE-copyrighted material on their own Web servers without permission, provided that the IEEE copyright notice and a full citation to the original work appear on the first screen of the posted copy.

Permission to reprint/republish this material for commercial, advertising, or promotional purposes or for creating new collective works for resale or redistribution must be obtained from IEEE by writing to the IEEE Intellectual Property Rights Office, 445 Hoes Lane, Piscataway, NJ 08854-4141 or pubs-permissions@ieee.org. Copyright © 2009 IEEE. All rights reserved.

Abstracting and Library Use:
Abstracting is permitted with credit to the source. Libraries are permitted to photocopy for private use of patrons, provided the per-copy fee indicated in the code at the bottom of the first page is paid through the Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

Citation:

For more information, please visit:
http://cetus.ecn.purdue.edu

Contact us at:
cetus@ecn.purdue.edu

The Cetus Team
Cetus: A Source-to-Source Compiler Infrastructure for Multicores

Chirag Dave, Hansang Bae, Seung-Jai Min, Seyong Lee, Rudolf Eigenmann, and Samuel Midkiff, Purdue University

This state-of-the-art snapshot of automatic parallelization for multicores uses the Cetus tool. Cetus is an infrastructure for research on multicore compiler optimizations, with an emphasis on automatic parallelization. We have created a compiler infrastructure that supports source-to-source transformations, is user-oriented and easy to handle, and provides the most important parallelization passes as well as the underlying enabling techniques. The infrastructure project follows Polaris,\textsuperscript{1,2} which was arguably the most advanced research infrastructure for optimizing compilers on parallel machines. While Polaris translated Fortran, Cetus targets C programs. Cetus arose initially from the work of several enthusiastic graduate students, who continued what they began in a class project. Recently, we have obtained funding from the US National Science Foundation to evolve the project into a community resource.

In our work, we have measured both Cetus and Cetus-parallelized program characteristics. These results show a high-quality parallelization infrastructure equally powerful but easier to use than other choices. Cetus can be compared to Intel’s ICC compiler and the COINS research compiler. Initially we had also considered infrastructures such as SUIF (suif.stanford.edu), Open64 (www.open64.net), Rose (rosecompiler.org), the Gnu C compiler, Pluto (pluto-compiler.sourceforge.net), and the Portland Group (PGI) C Compiler. However, parallelization results for these tools were either unavailable or lacked explanation.

With the advent of multicore architectures, automatic parallelization has, for several reasons, re-emerged as an important tool technology. While classical parallel machines served a relatively small user community, multicores aim to capture a mass market, which demands user-oriented, high-productivity programming tools. Further, multicores are replacing complex superscalar processors, the parallelism of which was unquestionably exploited by the compiler and underlying architecture.

This same model is desirable for the new generation of CPUs: Automatic parallelization had its successes on shared-address-space architectures exhibiting small numbers of processors, which is the very structure of today’s multicores.
Cetus’s IR is implemented in the form of a Java class hierarchy. A high-level representation provides a syntactic view of the source program to the pass writer, making it easy to understand, access, and transform the input program. For example, the Program class type represents the entire program that may consist of multiple source files. Each source file is represented as a Translation Unit. Other base IR object types are Statement, Declaration, and Expression. Specific source constructs in the IR are represented by classes derived from these base classes. For example, ExpressionStatement represents a Statement that contains an Expression, and an AssignmentExpression represents an Expression that assigns the value of the right-hand side to the left-hand side. There is complete data abstraction, and pass writers only manipulate the IR through access functions. Important features of the IR include the following:

- **Traversable objects.** All Cetus IR objects are derived from a base class “Traversable.” This class provides the functionality to iterate over lists of objects generically.
- **Iterators.** BreadthFirst, DepthFirst, and Flat iterators are built into the functionality to provide easy traversal and search over the program IR.

### CETUS ANALYSES AND TRANSFORMATIONS

Automatically instrumenting source programs is a commonly used compiler capability. Figure 1 shows a basic loop instrumenter that inserts timing calls around each for loop in the given input program. Here we assume that the function call `cetus_tic(id)` stores the current time (get time of day, for example) with the given integer tag, and `cetus_toc(id)` computes and stores the time difference since the last call of `cetus_tic(id)`.

At the end of an application run, basic runtime statistics on the instrumented code sections can be generated from this information. The Cetus code in Figure 1 assigns a

```java
class Instrumenter
{
    ...
    public void instrumentLoops(Program p) {
        DepthFirstIterator iter = new DepthFirstIterator(p);
        int loop_number = 0;
        while ( iter.hasNext() ) {
            Object obj = iter.next();
            if ( obj instanceof ForLoop ) {
                insertTimingCalls((ForLoop)obj, loop_number++);
            }
        }
    }
    private void insertTimingCalls(ForLoop loop, int number) {
        FunctionCall tic, toc;
        tic = new FunctionCall(new Identifier("cetus_tic"));
        toc = new FunctionCall(new Identifier("cetus_toc"));
        tic.addArgument(new IntegerLiteral(number));
        toc.addArgument(new IntegerLiteral(number));
        CompoundStatement parent = (CompoundStatement)loop.getParent();
        parent.addStatementBefore(loop, new ExpressionStatement(tic));
        parent.addStatementAfter(loop, new ExpressionStatement(toc));
    }
    ...
}
```

Figure 1. Implementation example for basic loop instrumentation. The instrumenter inserts timing calls around each for loop in the given input program.
constructs such as “adding arguments” to a FunctionCall or “adding an additional Statement” to an existing CompoundStatement in the IR.

**Analysis passes**

Advanced program analysis capabilities are essential to Cetus; they will grow both through our own efforts and the Cetus user community’s. Here we describe some basic analyses.

**Symbolic manipulation.** Like its predecessor, Polaris, Cetus provides a key feature in its ability to analyze the represented program in symbolic terms. The ability to manipulate symbolic expressions is essential when designing analysis and transformation algorithms that deal with real programs. For example, a data dependence test can easily extract the necessary information if array subscripts are normalized with respect to the relevant loop indices. Cetus supports such expression manipulations with tools that simplify and normalize symbolic expressions. Figure 3 shows these tools’ capabilities.

**Array section analysis.** Array sections describe the set of array elements accessed by program statements. Compiler passes equipped with array section analysis are more accurate than others that use a name-based approach. Cetus’s array-section analysis pass performs a may-use/may-def analysis of array variables for a given input program by computing the value ranges of the array subscripts. These array sections are merged together if the analysis is applied to code sections with multiple statements. The following code example shows the result of array section analysis, expressed as a pragma annotation, for the given loop:

```c
int foo(void)
{
  int i;
  double t, s, a[100];
  for (i = 0; i < 50; ++i)
  {
    t = a[i];
    a[i+50] = t + (a[i] + a[i+50])/2.0;
    s = s + 2*a[i];
  }
  return 0;
}
```

**Data dependence analysis.** This analysis provides a memory disambiguation technique that seeks to identify data references that access the same memory location during program execution and that characterizes

**Figure 2.** (a) Input source code and (b) the output of loop instrumentation; the instrumenter inserted the `cetus_tic(0)` and `cetus_toc(0)`, with an integer tag “0” assigned to the loop.
dependencies between those references. Array data-dependence analysis involves the process of analyzing array subscripts to disprove that two computations access the same elements of an array. In a loop, these subscripts are usually functions of the loop index variables. Data-dependence tests try to find integer solutions to systems of equations, defined under loop and direction vector constraints, to analyze the dependencies between array accesses.

Cetus implements an array data-dependence analyzer. An information-collection wrapper interfaces with the IR to collect array access-related and loop-related information. It currently handles all canonical loops of the form for(i = lb; i < ub; i += inc). We use advanced symbolic range analysis to simplify loop-related information and array subscripts to obtain simple affine expressions that can be evaluated for dependence. The wrapper feeds into a data-dependence test framework that currently uses the Banerjee-Wolfe inequalities to return direction vector information for the dependencies. Other tests are under development.

All dependencies identified within a loop nest are appended to the Program data-dependence graph, which is attached to the Program IR. This information then becomes available to all Cetus analysis and transformation passes through appropriate interface routines.

**Range analysis.** This technique computes integer variables’ value ranges at each program point and returns a map from each statement to a set of value ranges valid before each statement. This repository of ranges, together with utility functions, provides other passes with knowledge about symbolic terms, including the bounds of variables and expressions, and determines through symbolic comparison if one expression is semantically greater than another. For example, our range analysis framework can conclude that v1 + v2 ≥ v3 at a program point that has a set of value ranges \([v1 = [0, 10], v2 = v1 - 5, v3 = -5]\), since the value range of the expression \(v1 + v2\) is \([-5, 5]\). We use this range analysis framework in many applications—including array section analysis, array privatization, induction variable substitution, and data-dependence analysis—to improve their accuracy.

**Parallelizing transformation passes**

The basic parallelizing transformation techniques Cetus currently implements are privatization, reduction variable recognition, and induction variable substitution. These are the techniques found to be most important for automatically parallelizing compilers. In ongoing work, we are developing techniques that can enhance these transformations further, including interprocedural analysis and advanced alias analysis.

**Privatization.** Identifying private variables in a loop is an important step automatic parallelizers must perform. A private variable serves as a temporary variable in a loop, one that is written first and used later in the loop. Array sections provide temporary locations for private array variables. These variables do not need to be exposed to the other threads at runtime, so the data-dependence analyzer can safely assume these variables do not have dependencies.

We implemented a simple but effective array privatizer in Cetus, which can handle array sections containing symbolic terms. The array privatizer traverses a loop nest from the innermost to the outermost loop while collecting defined (written), used, and upward-exposed (used but not defined since the loop entry) array sections or scalar variables.

Next, the array privatizer identifies private variables by checking if there are no upward-exposed uses for the variables. The privatizer’s accuracy improves when using a symbolic analysis technique such as range analysis to perform array section operations. For example, the privatizer always seeks to compute large must-defined sections to minimize upward-exposed uses, and the intersection of the two must-defined sections, \([i : m] \cap [i : n]\), results in \([i : \min(m, n)]\) rather than \([i : \min(m, n)]\) if the expression comparison tool can decide \(n \leq m\).

**Reduction variable recognition.** Reduction operations, used in many computational applications, commonly take the form \(rv = rv + expr\). Recognizing such operations is key to successfully autotransforming many loops. A data-dependence analyzer will report a dependence on a reduction operation unless marked as a reduction operation. The Cetus reduction variable analyzer detects additive reduction variables that satisfy the following criteria:

- the loop contains one or several assignment expressions of the form \(rv = rv + expr\), where \(rv\) is either a scalar variable or an array access, and \(expr\) is typically a real-valued, loop-variant expression; and
- \(rv\) appears nowhere else in the loop.

**Induction variable substitution.** The third parallelizing transformation technique is induction variable recognition and substitution. An induction statement has a form, \(iv = iv + expr\), similar to a reduction statement, and must be replaced by another form that does not induce data dependence. If the right-hand side in the preceding form can be expressed as a closed-form expression that does...
not contain iv, the dependence in the preceding statement will be removed.

Cetus has an induction variable recognition and substitution pass that can detect and substitute variables such as iv when expr is either loop-invariant or another induction variable. This pass visits every statement in a loop nest and symbolically computes the increments of induction variables at each statement following entry to the loop nest. It then adds the increments to every use of the induction variables while removing the induction statements.

We also use symbolic analysis to avoid possibly unsafe transformation because of symbolic loop bounds. For example, the following transformation is not safe, because the increment of the variable k after the inner loop is not \(2^n + 2^{*i}*n\) when \(n < 0\):

```c
k = 0;
for (i=0; i<m; i++) {
  for (j=0; j<n; j++) {
    k += 2;
    a[k+2*n+2*i*n] = ...;
  }
  a[k] = ...;
}
```

**EVALUATION**

We take two approaches to evaluating Cetus: presenting characteristics of Cetus itself, and discussing automatic parallelization’s state of the art while comparing Cetus with two other parallelizers.

**Cetus characteristics**

Cetus provides the preceding analyses and transformations, as well as a highly programmable IR, with the goal of improving usability, productivity, and extensibility for the community of Cetus users. The compiler successfully translates and validates 13 out of 14 SPEC CPU2006 benchmarks (456.hmmer currently does not validate because of an unsupported usage of both the K&R C and ANSI C formats for function declarations). Automatic parallelization, as implemented using the transformations previously described, successfully generates OpenMP parallel code for all C programs in the SPEC OMP 2001 and NAS Parallel Benchmark suites.

Although Cetus represents a high-quality parallelizer, its IR implementation consists of only 17,000 lines of Java code, while the parallelization passes, including analyses and transformations, consist of only about 5,000 lines of Java code. Cetus, in total, consists of about 45,000 lines of Java code, including the IR and the parallelization framework. These metrics underline the advantage of Cetus as a compact and easy-to-use infrastructure. It can handle real applications and conveniently facilitates the creation of new analysis and transformation passes. Table 1 describes the performance of Cetus as an autoparallelization framework.

**Runtime consists mainly of parallelization time, of which the dependence analyzer consumes a major portion.** BT performs relatively poorly in terms of throughput because of a significant number of loops that are both large and deeply nested. These properties add complexity for the dependence analyzer. IS achieves high throughput because of many singly nested loops that undergo dependence testing. Cetus’s performance remains relatively consistent for the remaining benchmarks.

Although Cetus requires a longer compilation time than the industrial compiler, this time is offset by—and partly the result of—the programmability Cetus offers. Cetus’s memory usage is driven primarily by the complexity of loops analyzed for dependence testing, in terms of their nesting levels and the total number of array accesses they contain. While the memory footprint is well within the resource limits of current computer systems, it could be improved through a more efficient implementation of dependence information storage, especially with regard to the data-dependence graph.

**Table 1. Statistics on loop parallelization with Cetus running on HotSpot VM and 2.33 GHz Xeon.**

<table>
<thead>
<tr>
<th>Benchmarks</th>
<th>Lines</th>
<th>Memory usage (Mbytes)</th>
<th>Runtime (secs)</th>
<th>Throughput (lines/sec)</th>
</tr>
</thead>
<tbody>
<tr>
<td>BT</td>
<td>3,766</td>
<td>142</td>
<td>65.13</td>
<td>58</td>
</tr>
<tr>
<td>CG</td>
<td>985</td>
<td>103</td>
<td>4.52</td>
<td>218</td>
</tr>
<tr>
<td>EP</td>
<td>326</td>
<td>80</td>
<td>1.96</td>
<td>166</td>
</tr>
<tr>
<td>FT</td>
<td>1,319</td>
<td>108</td>
<td>7.12</td>
<td>185</td>
</tr>
<tr>
<td>IS</td>
<td>766</td>
<td>78</td>
<td>1.77</td>
<td>433</td>
</tr>
<tr>
<td>LU</td>
<td>3,666</td>
<td>144</td>
<td>31.87</td>
<td>115</td>
</tr>
<tr>
<td>MG</td>
<td>1,366</td>
<td>99</td>
<td>8.80</td>
<td>155</td>
</tr>
<tr>
<td>SP</td>
<td>3,110</td>
<td>145</td>
<td>22.34</td>
<td>139</td>
</tr>
<tr>
<td>equake</td>
<td>1,590</td>
<td>105</td>
<td>6.98</td>
<td>228</td>
</tr>
<tr>
<td>art</td>
<td>1,977</td>
<td>92</td>
<td>5.06</td>
<td>391</td>
</tr>
<tr>
<td>ammp</td>
<td>13,501</td>
<td>196</td>
<td>51.85</td>
<td>260</td>
</tr>
</tbody>
</table>
Automatic parallelization

Cetus enables automatic parallelization by using data dependence analysis with the Banerjee-Wolfe inequalities, array and scalar privatization, reduction-variable recognition, and induction-variable substitution. Several compilers implement automatic parallelization using different analysis techniques, including a variety of dependence analyzers and loop-transformation techniques such as loop distribution and loop interchange. We sought to compare Cetus’s performance with compilers that provide enough parallelization information to merit a fair comparison. The Intel C Compiler (icc) provides source-level information related to parallelism detection, which let us gather comparison data. COINS (www.coins-project.org/international) is an infrastructure similar to Cetus; coded in Java, it provides source-to-source translation along with automatic parallelization.

Comparing the number of parallelized loops between Cetus, icc, and COINS, as shown in Figure 4, reveals that Cetus performs close to or better than icc on 7 of 11 benchmarks, and better than COINS on 10 benchmarks. In the five benchmarks where Cetus performs poorly, the deficit in number of parallel loops ranges from 10 to 40 percent. In LU’s case, Cetus generates fewer parallel loops because it exploits more outer-level parallelism, while icc parallelizes inner loops without parallelizing these outer loops, thus increasing the number of parallel loops but decreasing parallel-loop granularity. Effectively, compared to icc Cetus is closer to hand-parallelized code. In the case of ammp, Cetus performs poorly, mainly because of the function calls within the loops and the absence of interprocedural analyses within our current framework. These results emphasize the Cetus framework’s scope as we achieve close to state-of-the-art parallelization using four parallelizing transformations that span a significantly small number of code lines compared to other compiler infrastructures.

The automatically parallelized loops with Cetus actually cover a substantial part of the sequential execution time as shown in Figure 5. This metric translates to the theoretical speedup of an application on an ideal parallel machine without parallel execution overhead. Cetus detects important parallel loops or their inner-loop parallelism in CG, IS, SP, and art, but fails to parallelize such loops in EP, equake, and ammp. While the results in Figure 5 do not show direct speedups obtained on actual parallel machines, they provide insights into the compilers’ abilities to achieve automatic parallelization.

In ongoing work, we are implementing state-of-the-art locality enhancement techniques such as tiling, as well as techniques to move compile-time decisions into runtime. In addition, we expect the infrastructure to grow through community contributions such as techniques dealing with memory access and synchronization cost. Cetus provides the community with a good starting point for research into these and other important issues.
Cetus has grown from a simple, student-designed source-to-source translator into a robust system supported by the National Science Foundation as a community infrastructure. Cetus is a high-quality, easy-to-use tool ready for the user community. Via the Community Portal at cetus.ecn.purdue.edu, we can respond to user requests and incorporate community-developed modules. Through these mechanisms, we expect Cetus to become a research infrastructure widely applicable to source-level optimizations and transformations for both multicore and large-scale parallel programs.

Acknowledgment

This work was supported, in part, by the National Science Foundation under grants Nos. 0751153-CNS, 0707931-CNS, 0833115-CCF, and 0916817-CCF.

References


Chirag Dave is a PhD student in the School of Electrical and Computer Engineering at Purdue University. His research interests include parallel programming, automatic performance tuning, and optimizing compilers. Dave received a BEng in communications and electronic engineering from the University of Leicester, UK. Contact him at cdave@purdue.edu.

Hansang Bae is a PhD student in the School of Electrical and Computer Engineering at Purdue University. His research interests include optimizing compilers, program analysis, and high-performance computing. Bae received an MS in electrical and computer engineering from Purdue University. Contact him at baeh@purdue.edu.

Seung-Jai Min formerly at Purdue University, where he received a PhD in electrical and computer engineering, is a postdoctoral researcher in the Future Technologies Group at Lawrence Berkeley National Laboratory. His research interests include optimizing compilers, parallel programming, and high-performance computing. Min received a PhD in electrical and computer engineering from Purdue University. Contact him at sjmin@lbl.gov.

Seyong Lee is a PhD student in the School of Electrical and Computer Engineering at Purdue University. His research interests include parallel programming and performance optimization in heterogeneous computing environments, program analysis, and optimizing compilers. Lee received an MS in electrical and computer engineering from Purdue University. Contact him at leec222@purdue.edu.

Rudolf Eigenmann is a professor in the School of Electrical and Computer Engineering at Purdue University. His research interests include optimizing compilers, programming models for parallel computing, and cyberinfrastructures. Eigenmann received a PhD in electrical engineering/computer science from ETH Zurich, Switzerland. Contact him at eigenman@purdue.edu.

Samuel Midkiff is a professor in the School of Electrical and Computer Engineering at Purdue University. His research interests include abstractions for parallelism, debugging of parallel programs, and memory models. Midkiff received a PhD in computer science from the University of Illinois at Urbana-Champaign. Contact him at smidkiff@purdue.edu.