


Collaboration between Purdue University & Institute of Microelectronics, Singapore.

Objective :

- Verify experimental CV measurement technique (CBCM*) for single silicon nanowire FETs.
- Benchmarking top of the barrier (ToB) transport model using experimental CV.

* CBCM = charge-based capacitance measurement

Device Details:



Device Dimensions:

$T_{ox} = 9\text{ nm}$

$W = 25\text{ nm}$

$H = 14\text{ nm}$

Source/Drain doping :
 $n\text{-type}, 1e20\text{ cm}^{-3}$

*Intrinsic <100>
oriented Silicon
channel.*

TEM image of original single Silicon nanowire FET.


Impact:

- New CV measurement method.
- Top of the Barrier method suitable for CV modeling of Silicon Nanowire FETs.
- Work published in IEEE, EDL VOL. 30, NO. 5, MAY 2009. p.526


Approach :

- Use sp3d5s* Tightbinding model for electronic structure calculation.
- Perform self-consistent Schrodinger-Poisson (2D) simulations at different gate biases (V_{gs}) for the actual device size.


Results:



Measured C-V_{gs} using the CBCM technique and self-consistent intrinsic SiNW gate capacitance simulated using ToB model added with the 3-D electrostatic capacitance without considering NW obtained from COMSOL



Electrical Potential Distribution.



Electron charge distribution inside the silicon wire.