



**Objective:** Performance assessment of SiGe nanowire FETs (NWFETs), ultra-scaled regime, next-gen CMOS solution

## Approach:

- **Bandstructure:** Virtual Crystal Approximation in TB (**TB-VCA**).
- **Transport:** Ballistic Virtual Source model
- **Performance metrics:**  $v_{inj}$ ,  $I_{ON}$  and **intrinsic gate delay ( $\tau_D$ )**.

## Results:

- n/p-FETs better for higher Ge%.
- n-FETs  $\rightarrow$  optimal Si shell thickness.
- pFETs  $\rightarrow$  thinner Si shell and high-k.
- $\tau_D$  SiGe n-FETs **1.2 times**  $>$  Si.
- $\tau_D$  SiGe p-FETs **1.25 times**  $>$  Si.



**Impact:** Published in IEEE, EDL, 31, 2010. doi: 10.1109/LED.2010.2040577