


**Objective:** Direct trap density estimation in actual Si  $\langle 100 \rangle / \langle 110 \rangle$  n-finFETs.

Adv: No special Structure needed

N-finFET  
TEM image




**Approach:** Using difference between non-ideal (expt.) and ideal (simulated)

- ✓ Source to channel barrier height ( $E_b$ )
- ✓ Active channel area ( $S$ ).

**For trap density ( $D_{it}$ ) estimation in  $[100]/[110]$ , Si nfinFETs.**

**Results :**  $D_{it}$  estimation in two n-finFETs .



- Typical  $D_{it}$  in  $1-10 \times 10^{11}/\text{cm}^2$  range
- $\langle 110 \rangle$  FETs  $\sim 2X$  more  $D_{it}$  than  $\langle 100 \rangle$  due to more surface bonds.
- Higher  $D_{it}$  in thinner nFETs ( $H=65, W=5\text{nm}$ ).
- More  $D_{it}$  in 3D FETs compared to planar FETs.
- $H_2$  passivation  $\rightarrow \sim 1.5X$  reduction in  $D_{it}$ .