

Ph.D Defense

Low power transistors and Quantum Physics based on Low Dimensional Materials

Fan Chen

Network for Computational Nanotechnology, (NCN)
Department of Physics and Astronomy,
Purdue University, USA

Jan, 30, 2017

Motivation

- **Why Tunnel FETs based on 2D materials**

Method

- **Non-equilibrium, Open Boundary Simulator NEMO5**

Bilayer Graphene

- **Experimental Benchmark**
- **Electrostatically Doped Tunnel FET proposal**

Interlayer TFETs

- **Model Assumptions and Validation**
- **MoS₂-WTe₂ interlayer Tunnel FET Device physics & Performance**

Black Phosphorous

- **Thickness Engineered Tunnel FET proposal**

Motivation

- **Why Tunnel FETs based on 2D materials**

Method

- **Non-equilibrium, Open Boundary Simulator NEMO5**

Bilayer Graphene

- **Experimental Benchmark**
- **Electrostatically Doped Tunnel FET proposal**


Interlayer TFETs

- **Model Assumptions and Validation**
- **MoS₂-WTe₂ interlayer Tunnel FET Device physics & Performance**

Black Phosphorous

- **Thickness Engineered Tunnel FET proposal**

More transistors, but not faster processors



Transistors
(x10³)

No. of Transistor ↑


Frequency Saturated



Clock Speed
(MHz)

Power Dissipation Limit
100W/cm²

Power (W)


Power Consumption of transistors need to be reduced

Transistor 




Victor Moroz Berkeley Seminar 2011


How to reduce the power consumption in a transistor?




Power Consumption $\downarrow \rightarrow V_{dd} \downarrow$; it requires:
 (1) Keep Low I_{OFF} (2) Keep High I_{ON} (3) Small SS



Thermionic Emission:
Electron: $E \gg E_f$, at Fermi Tail




MOSFET




MOSFET: Thermionic emission \rightarrow SS $>$ 60 mV/dec

TFET




TFET \rightarrow SS < 60 mV/dec \rightarrow V_{dd} \downarrow possible


Electron: $E \sim E_f$, at Fermi level



ON State: Small tunneling distance





OFF State: Large tunneling distance



MOSFET


SS < 60 mV/dec

- MOSFET: $I_{ON} \sim 1000 \mu\text{A}/\mu\text{m}$
- TFET: $I_{ON} \sim 0.1\text{-}10 \mu\text{A}/\mu\text{m}$





Challenge for TFETs: Small I_{ON}

A. C. Seabaugh, and Q. Zhang, Proc. of IEEE, 98, No. 12, 2010, pp. 2095-2110.





High ON needs Small E_g , small m^* , shorter tunnel distance λ

Thick channel



Thin channel



$$\lambda_{\text{thick}} > \lambda_{\text{thin}}$$

Thin Channel has smaller tunnel distance $\lambda \rightarrow$ High ON




$I \propto ON \uparrow \rightarrow Trans \uparrow \rightarrow \lambda \downarrow \rightarrow t \downarrow ch \downarrow$

m
*

TMD

Black phosphorus

Graphene



E_g

2D Material reduces tunnel distance λ

Motivation

- Power Dissipation Limit \rightarrow TFET \rightarrow Low ON \rightarrow 2D

Method

- Non-equilibrium, Open Boundary Simulator NEMO5

Bilayer Graphene

- Experimental Benchmark
- Electrostatically Doped Tunnel FET proposal

Interlayer TFETs

- Model Assumptions and Validation
- MoS₂-WTe₂ interlayer Tunnel FET Device physics & Performance

Black Phosphorous

- Thickness Engineered Tunnel FET proposal

Motivation

- Power Dissipation Limit \rightarrow TFET \rightarrow Low ON \rightarrow 2D

Method

- Non-equilibrium, Open Boundary Simulator NEMO5

Bilayer Graphene

- Experimental Benchmark
- Electrostatically Doped Tunnel FET proposal

Interlayer TFETs

- Model Assumptions and Validation
- MoS₂-WTe₂ interlayer Tunnel FET Device physics & Performance


Black Phosphorous

- Thickness Engineered Tunnel FET proposal


Closed Equilibrium

Open Boundary Non-Equilibrium

1. Injection S from contacts
2. Open Boundary
3. Channel is out of equilibrium



Well Defined Fermi Level $\mu \downarrow 0$




OUT of Equilibrium

Transport in device requires non-equilibrium, open boundary Method

Closed Equilibrium

$$E\psi = H\psi$$


Schrodinger's Equation



Well Defined Fermi Level μ_0

Open Boundary Non-Equilibrium


$$(E - H - \Sigma \downarrow 1 - \Sigma \downarrow 2) \psi = S$$




OUT of Equilibrium

Non-equilibrium, Open boundary Method Capture the required Physics

$$\nabla(\epsilon \nabla \phi(x)) = -(p(x) - n(x) + Nd - Na)$$



$$p(x) - n(x)$$



$$H = \left[\begin{matrix} \epsilon - e\phi_1 & t & & & \\ & \epsilon - e\phi_2 & t & & \\ & & \epsilon - e\phi_3 & t & \\ & & & \epsilon - e\phi_4 & t \\ & & & & \epsilon - e\phi_N \end{matrix} \right]$$


$$S = (EI - H - \Sigma \downarrow 1 - \Sigma \downarrow 2) \psi$$

$$(p(x) - n(x)) \sim \psi \cdot \psi^\dagger$$




self-consistent calculation is performed for electrostatics

➤ Materials parameters


Onsite ■ Coupling ■





$N_{\text{atom}} N_{\text{orbitals}}$



The material parameters need to be obtained.



Device
VDD (V)
ION (uA/um)
SS (mV/dec)
Energy Delay Product
Scalability
Comments



Device Evaluation includes:
Vdd, ON, SS, Energy and Delay (circuit), Scalability and fabrication

Motivation

- Power Dissipation Limit \rightarrow TFET \rightarrow Low ON \rightarrow 2D

Method

- Open Boundary, Self-consistent and ballistic Calculation

Bilayer Graphene

- **Experimental Benchmark**
- **Electrostatically Doped Tunnel FET proposal**

Interlayer TFETs

- **Model Assumptions and Validation**
- **MoS₂-WTe₂ interlayer Tunnel FET Device physics & Performance**

Black Phosphorous

- **Thickness Engineered Tunnel FET proposal**

Motivation

- Power Dissipation Limit \rightarrow TFET \rightarrow Low ON \rightarrow 2D

Method

- Open Boundary, Self-consistent and ballistic Calculation

Bilayer Graphene

- Experimental Benchmark
- Electrostatically Doped Tunnel FET proposal

Interlayer TFETs

- Model Assumptions and Validation
- MoS₂-WTe₂ interlayer Tunnel FET Device physics & Performance

Black Phosphorous

- Thickness Engineered Tunnel FET proposal


$$I \propto ON \uparrow \rightarrow Trans \uparrow \rightarrow \lambda \downarrow \rightarrow t \downarrow ch \downarrow$$

$$Trans \propto \exp(-\lambda \cdot \sqrt{m^*} \cdot E_g)$$


m^*



TMD




Black phosphorus



en.wikipedia.org

Graphene





en.wikipedia.org

Li et al, Nature Nanotechnol. 9, 372 (2014).




E_g

Graphene has the smallest combination m^* and E_g for homojunction TFET




<http://newscenter.lbl.gov/>





**Bilayer Graphene TFET:
Small Achievable Eg,
Small effective mass**



**Simulation Matches
Experiment:
IV shifting and I_{ON}/I_{OFF}**




Band Diagram




IV Shifting result from tunable band gap

Chemical Doping





- 1: Vertical field need in order to create a E_g
- 2: Doping 2D material is challenging

Electrical Doping






Electrical Doping in bilayer graphene creates tunnel junction



Advantages

Configurable post after fabrication between pin and nip

No dopant states within bandgap → good OFF-state performance



JOURNAL OF THE ELECTRON DEVICES SOCIETY





Received 27 October 2015; revised 29 February 2016; accepted 7 March 2016. Date of publication 8 March 2016; date of current version 22 April 2016. The review of this paper was arranged by Editor E. Sangiorgi.

Digital Object Identifier 10.1109/JEDS.2016.2539919


Configurable Electrostatically Doped High Performance Bilayer Graphene Tunnel FET

FAN W. CHEN¹, HESAMEDDIN ILATIKHAMENEH², GERHARD KLIMECK² (Fellow, IEEE), ZHIHONG CHEN³, AND RAJIB RAHMAN²

BLG TFET can operate at 0.1V with 100uA/um ON current



- Good Energy Delay Product
- Larger foot print → not a good alternative

Device	
VDD (V)	0.1
ION (uA/um)	100
SS (mV/dec)	8
Energy Delay Product	Energy ↓ Delay ↓
Scalability	90nm
Comments	Difficult Gate Alignment

Motivation

- Power Dissipation Limit \rightarrow TFET \rightarrow Low ON \rightarrow 2D

Method

- Open Boundary, Self-consistent and ballistic Calculation

Bilayer Graphene

- Pro: Low Power, Low Energy, Small Dealy
- Con: too large to footprint, difficult gates aligning

Interlayer TFETs

- **Model Assumptions and Validation**
- **MoS2-WTe2 interlayer Tunnel FET Device physics & Performance**

Black Phosphorous

- **Thickness Engineered Tunnel FET proposal**

Motivation

- Power Dissipation Limit \rightarrow TFET \rightarrow Low ON \rightarrow 2D

Method

- Open Boundary, Self-consistent and ballistic Calculation

Bilayer Graphene

- Pro: Low Power, Low Energy, Small Dealy
- Con: too large to footprint, difficult gates aligning

Interlayer TFETs

- Model Assumptions and Validation
- MoS2-WTe2 interlayer Tunnel FET Device physics & Performance

Black Phosphorous

- Thickness Engineered Tunnel FET proposal


$$I \propto N \uparrow \rightarrow \text{Trans} \uparrow \rightarrow \lambda \downarrow \rightarrow t \downarrow \text{ch} \downarrow$$

$$\text{Trans} \propto \exp(-\lambda \cdot \sqrt{m^*} \cdot E_g)$$

m^*

Chemical formula: MX_2
 $\text{MoS}_2, \text{WSe}_2$

Black phosphorus



H	MX_2 M = Transition metal X = Chalcogen																He
Li	Be											B	C	N	O	F	Ne
Na	Mg	3	4	5	6	7	8	9	10	11	12	Al	Si	P	S	Cl	Ar
K	Ca	Sc	Ti	V	Cr	Mn	Fe	Co	Ni	Cu	Zn	Ga	Ge	As	Se	Br	Kr
Rb	Sr	Y	Zr	Nb	Mo	Tc	Ru	Rh	Pd	Ag	Cd	In	Sn	Sb	Te	I	Xe
Cs	Ba	La-Lu	Hf	Ta	W	Re	Os	Ir	Pt	Au	Hg	Tl	Pb	Bi	Po	At	Rn
Fr	Ra	Ac-Lr	Rf	Db	Sg	Bh	Hs	Mt	Ds	Rg	Cn	Uut	Fl	Uup	Lv	Uus	Uuo


Nature Chemistry 5, 263–275 (2013)

en.wikipedia.org



- Various materials (MoS₂, WTe₂, WSe₂ ..)
- Eg: 1.0eV → 2.5eV


E_g

Various TMD materials are available for heterojunction TFET
 → Further reduce λ




High Interface states degrades the OFF performance in heterojunction TFETs





Surface promises low density of interface defects





Tunnel distance λ , is the sub-nanometer interlayer distance



Chemical formula: MX_2
 MoS_2, WSe_2


H																	He
Li	Be	MX_2 M = Transition metal X = Chalcogen										B	C	N	O	F	Ne
Na	Mg	3	4	5	6	7	8	9	10	11	12	Al	Si	P	S	Cl	Ar
K	Ca	Sc	Ti	V	Cr	Mn	Fe	Co	Ni	Cu	Zn	Ga	Ge	As	Se	Br	Kr
Rb	Sr	Y	Zr	Nb	Mo	Tc	Ru	Rh	Pd	Ag	Cd	In	Sn	Sb	Te	I	Xe
Cs	Ba	La-Lu	Hf	Ta	W	Re	Os	Ir	Pt	Au	Hg	Tl	Pb	Bi	Po	At	Rn
Fr	Ra	Ac-Lr	Rf	Db	Sg	Bh	Hs	Mt	Ds	Rg	Cn	Uut	Fl	Uup	Lv	Uus	Uuo

Nature Chemistry 5, 263–275 (2013)




MoS2-WTe2 combination is chosen for broken band alignment


$$a_0 = 3.16\text{\AA}$$



$$a_0' = 3.40\text{\AA}$$



← 7.6% tensile →




Interface VdW coupling


Coupling S2&S3 + Coupling T...

4% compressive

4% compressive



$$a_0 = 3.50\text{\AA}$$




Create unit cell by strain


$$a_0' = 3.40\text{\AA}$$

Assumption I : different layer has been strained to the same lattice constant to be registered

Assumption II : Interface VdW coupling is the average of the VdW of the two materials




TB matches well with DFT along the band edge at K point. This is important for transport




Gr/BN/Gr device structure is simulated to validate our model

Assumption I & II are also applied to this simulation

Expt: Britnell et al., Nat. Comm. 4, 1794 (2013)




Theory: Plane-Wave Bardeen



Previous study predicts 2~3 orders of magnitude higher current

Gr/BN/Gr structure is simulated in order to Validate Model



NEMO5 results match experimental current value → Model Validated

Motivation

- Power Dissipation Limit \rightarrow TFET \rightarrow Low ON \rightarrow 2D

Method

- Open Boundary, Self-consistent and ballistic Calculation

Bilayer Graphene

- Pro: Low Power, Low Energy, Small Dealy
- Con: too large to footprint, difficult gates aligning

Interlayer TFETs

- Gr/hBN/Gr Matching Experiments \rightarrow Validates Model
- MoS2-WTe2 interlayer Tunnel FET Device physics & Performance

Black Phosphorous

- Thickness Engineered Tunnel FET proposal



JOURNAL OF APPLIED PHYSICS 115, 074508 (2014)



Single particle transport in two-dimensional heterojunction interlayer tunneling field effect transistor

Operating principles of vertical transistors based on m semiconductor heterojunctions

Kai Tak Lam, Gyungseon Seol, and Jing Guo

Mingda (Oscar) Li,^{1,a)} David Esseni,² Gregory Snider,¹ Debdeep Jena,¹ and Huili Grace Xing^{1,b)}

¹University of Notre Dame, Notre Dame, Indiana 46556, USA

²University of Udine, Udine, Italy

4388

IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 63, NO. 11, NOVEMBER 2016

LETTER

doi:10.1038/nature15387




A subthermionic tunnel field-effect transistor with an atomically thin channel

Deblina Sarkar¹, Xuejun Xie¹, Wei Liu¹, Wei Cao¹, Jiahao Kang¹, Yongji Gong², Stephan Kraemer³, Pulickel M. Ajayan⁴ & Kaustav Banerjee¹

Operation and Design of van der Waals Tunnel Transistors: A 3-D Quantum Transport Study

08 (2014)

Jiang Cao, Student Member, IEEE, Demetrio Logoteta, Sibel Özkaya, Blanca Biel, Alessandro Cresti, Marco G. Pala, Member, IEEE, and David Esseni, Fellow, IEEE






All the literature believes Bands Shifting Switching Mechanism




ments
p and
e and




**Bands Shifting
Switching
Mechanism**



**Bands Shifting
Switching
Mechanism**










Extension Region

Device with Bands Shifting Switching Mechanism suggests device has only Overlap Region





Extension regions is defined as the region that has only one layer





ON and SS are degraded with shorter extension region




**Both Top and Bottom Layer stay charged at the OFF state;
 Long extension region blocks the leakage current.**





**Overlap Region high density at OFF,
Extension region turns off the device,
Bands Shifting is **Wrong****




Top and Bottom Layer stay highly Charged during both ON and OFF



Decrease in top layer charge is due to current flowing





Though Device stays highly charged, total Charge is not huge due to neutralization





$L_{ch} = 30\text{nm}$
 $V_{DS} = -0.3\text{V}$
 $V_{BG} = 0.5\text{V}$
 $L_{ext} = 15\text{nm}$
 $EOT = 0.5\text{nm}$

WTe2-MoS2 Interlayer TFET
demonstrates a smallest SS of
10mV/dec
ON current ~ 1000 uA/um





MoS2-WTe2 interlayer TFETs does not show too much improvement in EDP

Device		
VDD (V)	0.1	0.3
ION (uA/um)	100	1000
SS (mV/dec)	8	10
Energy Delay Product	Energy ↓ Delay ↓	Energy ↓ Delay ↑
Scalability	90nm	15nm
Comments	Difficult Gate Alignment	Device Switching Mechanism

Motivation

- Power Dissipation Limit \rightarrow TFET \rightarrow Low ON \rightarrow 2D

Method

- Open Boundary, Self-consistent and ballistic Calculation

Bilayer Graphene

- Pro: Low Power, Low Energy, Small Delay
- Con: too large to footprint, difficult gates aligning

Interlayer TFETs

- Gr/hBN/Gr Matching Experiments \rightarrow Validates Model
- MoS₂-WTe₂ interlayer TFET \rightarrow Low Energy, Large Delay
Different Switching Mechanism

Black Phosphorous

- Thickness Engineered Tunnel FET proposal

Motivation

- Power Dissipation Limit \rightarrow TFET \rightarrow Low ON \rightarrow 2D

Method

- Open Boundary, Self-consistent and ballistic Calculation

Bilayer Graphene

- Pro: Low Power, Low Energy, Small Delay
- Con: too large to footprint, difficult gates aligning

Interlayer TFETs

- Gr/hBN/Gr Matching Experiments \rightarrow Validates Model
- MoS₂-WTe₂ interlayer TFET \rightarrow Low Energy, Large Delay
Different Switching Mechanism


Black Phosphorous

- Thickness Engineered Tunnel FET proposal

$$I \propto ON \uparrow \rightarrow Trans \uparrow \rightarrow \lambda \downarrow \rightarrow t \downarrow ch \downarrow$$

$$Trans \propto \exp(-\lambda \cdot \sqrt{m^*} \cdot E_g)$$

m^*



Black phosphorus


TMD

- Various materials (MoS₂, WTe₂, WSe₂ ..)
- Indirect Eg: 1.0eV → 2.5eV


Direct Eg ranging from 0.3 to 1.6eV

2D Material Reduces tunnel distance λ


Eg



Lattice mismatch degrades the performance of the heterojunction TFETs





Lattice Mismatch prevents from achieving high quality interface




$$I \downarrow \text{ON} \uparrow \rightarrow \text{Trans} \uparrow \rightarrow \lambda \downarrow \rightarrow t \downarrow \text{ch} \downarrow$$

$$\text{Trans} \propto \exp(-\lambda \cdot \sqrt{m^*} \cdot E_g)$$





Black phosphorus




L Li et al, Nature Nanotechnol. 9, 372 (2014).



Direct E_g ranging from 0.3 to 1.4eV




Using thickness dependent E_g to create an heterojunction TFET



Thickness Engineered TFET →
TE-TFET








TE-TFET has a better ON, SS compared to homo-junction




Thickness Engineered TFET →
TE-TFET

- ON: small tunnel distance
- OFF: Large tunnel Barrier





Thickness Engineered TFET →
TE-TFET




130 IEEE ELECTRON DEVICE LETTERS, VOL. 38, NO. 1, JANUARY 2017


Thickness Engineered Tunnel Field-Effect Transistors Based on Phosphorene

Fan W. Chen, Hesameddin Ilatikhameneh, Tarek A. Ameen, Gerhard Klimeck, and Rajib Rahman




A scalability to 9nm channel length with constant field scaling



Thickness Engineered TFET →
TE-TFET



Energy-Delay not much improvement compared to homo-junction BP TFET

Device			
VDD (V)	0.1	0.3	0.4
ION (uA/um)	100	1000	1000
SS (mV/dec)	8	10	15
Energy Delay Product	Energy ↓ Delay ↓	Energy ↓ Delay ↑	Energy ↓ Delay ↓
Scalability	90nm	15nm	9nm
Comments	Difficult Gate Alignment	Device Switching Mechanism	Not much improved than homo BP, Difficult to fabricate

Motivation

- Power Dissipation Limit \rightarrow TFET \rightarrow Low ON \rightarrow 2D

Method

- Open Boundary, Self-consistent and ballistic Calculation

Bilayer Graphene

- Pro: Low Power, Low Energy, Small Delay
- Con: too large to footprint, difficult gates aligning

Interlayer TFETs

- Gr/hBN/Gr Matching Experiments \rightarrow Validates Model
- MoS₂-WTe₂ interlayer TFET \rightarrow Low Energy, Large Delay
Different Switching Mechanism

Black Phosphorous

- Pro: Scale down to 9nm, Low Energy, Small Delay
- Con: Not much improvement compared to homo BP TFET, but more difficult to fabricate

PhD Committee



Gerhard Klimeck



Michael Manfra



Zhihong Chen



Supriyo Datta



Yong Chen



John Peterson

Colleagues & Mentors:



Rajib Rahman



Tillmann Kubis



Hesameddin Ilatikhameneh



Archana Tankasala



Yaohua Tan



Luis Jauregui



Thank you for your attention

Thank you!

