

## Steep Sub-threshold Swing Transistors

Hesameddin Ilatikhameneh

PhD Defense

School of Electrical and Computer Engineering


Purdue University

July, 22, 2016

**PURDUE**  
UNIVERSITY



**LEAST**  
LOW ENERGY SYSTEMS TECHNOLOGY

## 1) Motivation for steep transistors




**Number of transistor**  
**s**  
**Frequency**  
**y**

## 2) Method: Atomistic transport simulation




## 3) Tunnel transistors


III-V



2D



Novel devices



## Introduction:

- 1) Motivation for steep transistors
- 2) Requirements for steep tunnel transistors

## Atomistic quantum transport simulation


- 1) Benchmark with experiment
- 2) Verify and extend analytic models

## Tunnel transistors

- 1) III-V materials
- 2) 2D materials
- 3) Best materials for scaling challenge

## Motivation for steep transistors

Year	1995	2005	2015
CPU Freq.	100 MHz	1-2 GHz	2-4 GHz




Freq. Boost

~10X




~2X




Power dissipation is the main challenge of electronics.

### Power dissipation trend



### Cooling capability

Cooling limit



100  $W/cm^2$  is our cooling limit

Science 8 August 2014: Vol. 345 no. 6197 pp. 668-673


[en.wikipedia.org](http://en.wikipedia.org)

CPU


Logic blocks

Logic gates


Transistor



Not gate




Look into power dissipation at device level



[www.cpui5.com](http://www.cpui5.com)  
[www.anandtech.com](http://www.anandtech.com)

What is the origin of power consumption?

### Static power




Ideal:  $P = 0$


Reality:  $P \propto I_{OFF}$



### Dynamic power




$$P = f \times C \times V_{dd}^2$$



Major factors in power consumption:  $\begin{cases} V_{dd} \\ I_{OFF} \end{cases}$

What is the ideal transistor for low power application?




Ideal switch provides

- High  $I_{ON}$  ( $> 1000$  uA/um)
- Low  $SS$  ( $< 60$  mV/dec)



- SS in MOSFETs is limited to 60mV/dec
- Fermi-Dirac distribution has 60mV/dec slope at room temperature.




Thermionic emission  $\rightarrow SS > 60 \text{ mV/dec}$

Scaling transistors are becoming more challenging


Time 



$L_{ch} + V_{DD}$  scaling [ITRS]



Scaling consequence




- Number of transistors
- Frequency
- Power

2005: free lunch is over, updated 2009

## Introduction:

- 1) Motivation for steep transistors  
Reduce power consumption
- 2) Requirements for steep transistors



## Atomistic quantum transport simulation


- 1) Benchmark with experiment
- 2) Verify and extend analytic models

## Tunnel transistors


- 1) III-V materials
- 2) 2D materials
- 3) Best materials for scaling challenge

The first steep transistor ( $SS < 60$  mV/dec) :  
Tunneling transistor based on CNT


### Device structure



### Band diagram




### I-V




### Band to band tunneling

### Device structure




T: Transmission  $\log(T)$




### I-V


OFF-state



### Device structure




T: Transmission  $\log(T)$




### I-V

### OFF-to-ON transition




## How do Tunnel FETs (TFETs) work?

### Device structure




T: Transmission  $\log(T)$




### I-V

ON-state



P-i-N transistor  $\rightarrow$   $SS < 60$  mV/dec ?






No  
There are 3 requirements for steep device.



How  $SS < 60$  mV/dec can be achieved?


Hot carriers are filtered out by Semiconductor bandgap



Filtering out hot carriers.


## Requirements for SS < 60 mV/dec

### 1) Effective energy filtering



### Example


Schottky barrier is a tunneling device:  
 → No energy filtering  
 → SS > 60 mV/dec



Optimized source doping level is required.


## Requirements for SS < 60 mV/dec

### 1) Effective energy filtering



### Example


Increasing degeneracy  
 → Reduced energy filtering  
 → SS ~ 60 mV/dec



Optimized source doping level is required.


## Requirements for $SS < 60 \text{ mV/dec}$

### 2) Strong tunneling distance modulation



### Example

Reduce channel length from 15nm  $\rightarrow$  6nm




$V_{dd} = 0.2\text{V}$


Requirements for  $SS < 60 \text{ mV/dec}$

### 3) High ON-current

1) Electrostatic:  
Small tunneling distance in ON-state




2) Optimum channel material



Example


Small ON-current levels avoids observation of  $SS < 60 \text{ mV/dec}$



Device optimization


How to find solutions to satisfy these requirements efficiently?

Performance of new materials?




2D Material

Optimized device parameters?



Optimum doping

Performance of novel designs




Phosphorene L-shaped TFET

Atomistic quantum transport simulations

## Introduction:

- 1) Motivation for steep transistors
- 2) Requirements for steep tunnel transistors  
Energy filtering, High  $I_{ON}$   
Tunneling distance modulation



## Atomistic quantum transport simulation

- 1) Benchmark with experiment
- 2) Verify and extend analytic models


## Tunnel transistors

- 1) III-V materials
- 2) 2D materials
- 3) Best materials for scaling challenge

Atomistic simulation captures 2 important aspects of materials

## 1) Atomic orbital contributions



2D TMDs  
MoS<sub>2</sub>  
WSe<sub>2</sub>



Group IV and III-V

## 2) Crystal structure

2D TMDs  
Hexagonal



III-V  
Zincblende



Equilibrium

Non-equilibrium

Schrodinger equation



Contacting Schrodinger: NEGF

$$\mathcal{H}\psi = E\psi$$


$$(E - H - \Sigma)G = 1$$

Structure

Confined states calculation



- Inject carriers from contacts
- Self energy




- Scattering processes

NEGF can explain physics of the device out of equilibrium.

### Introduction

- 1) Motivation for steep transistors
- 2) Requirements for steep tunnel transistors



### Atomistic quantum transport simulation


- 1) Benchmark with experiment
- 2) Verify and extend analytic models

### Tunnel transistors


- 1) III-V materials
- 2) 2D materials
- 3) Best materials for scaling challenge

## Benchmarking NEGF model with experiment

Device structure – band diagram



I-V from Experiment



Appl. Phys. Lett. 97, 203502 2010

### 1) Motivation

- a) High E-field (1V/nm)
- b) Small gap at tunnel junction


High tunneling current

### 2) Origin of E-field


Large lattice mismatch  
High piezoelectric coef

## Why does scattering matter in heterojunction tunneling devices?

### NEGF vs Experiment




### Underlying physics



NEGF can capture physics of tunneling devices


## Benchmarking NEGF model with experiment

### Device structure – band diagram



Appl. Phys. Lett. 97, 203502 2010

### Output




'Impact of scattering on heterostructure tunnel junctions' to be published.

**Scattering is important in heterojunction tunneling devices.**


### Why does scattering matter in heterojunction tunneling devices?

#### Ballistic



**With scattering  
turn on occurs in  
lower voltages.**



#### Scattering



**NEGF + scattering can capture physics of tunneling devices**

Band diagram

DOS




**Ballistic case:**  
No States in the triangular well


**With scattering:**  
States available in the triangular well

Question: Does scattering affect the performance of homojunction TFET?

## Device structure – band diagram



## Output



For homojunction TFETs:  
Scattering does NOT impact the results

JOURNAL OF APPLIED PHYSICS 107, 084507 (2010)


**Simulation of nanowire tunneling transistors: From the Wentzel–Kramers–Brillouin approximation to full-band phonon-assisted tunneling**

Mathieu Luisier<sup>a)</sup> and Gerhard Klimeck




## Introduction

- 1) Motivation for steep transistors
- 2) Requirements for steep tunnel transistors



## Atomistic quantum transport simulation

- 1) **Benchmark**  
NEGF  $\rightarrow$  match experiment
- 2) Verify and extend analytic models




## Tunnel transistors

- 1) III-V materials
- 2) 2D materials
- 3) Best materials for scaling challenge

Atomistic NEGF is accurate however ...

- 1) Small dimensions (Diameter < 5nm)
- 2) Time + resources



Analytic models are fast and intuitive however ...

- 1) Less accuracy

$$\text{MoS}_2 \text{ TFET: } I_{\text{ON}} (\text{Analytic}) > 10^3 I_{\text{ON}} (\text{NEGF})$$

DOI: 10.1063/1.4878515

WKB

$$T(E) = \exp \left[ -2 \int dx \kappa(x) \right]$$

NEGF → Correct and guide analytic models

NEGF → Correction and extension of analytic modeling approaches

Transport: tunneling                      Electrostatic


Rigorous

NEGF



3D Poisson

1D Integral



**A predictive analytic model for high-performance tunneling field-effect transistors approaching non-equilibrium Green's function simulations**

Ramon B. Salazar, Hesameddin Ilatikhameneh, Rajib Rahman, Gerhard Klimeck, and Joerg Appenzeller

Analytical

IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 63, NO. 7, JULY 2016

2871

From Fowler–Nordheim to Nonequilibrium Green’s Function Modeling of Tunneling

Hesameddin Ilatikhameneh, Ramon B. Salazar, Gerhard Klimeck, *Fellow, IEEE*, Rajib Rahman, and Joerg Appenzeller

$$T^{FN} = e \alpha \mu \left( \frac{qF}{3\hbar} \right) \left( \frac{qF}{2\hbar} \right)$$

## Analytic analysis of tunneling in nutshell

WKB, Kane, FN

Electrostatic

Band-to-band-tunneling transmission:

Material properties      Electrostatic

$$T_{BTBT} = \exp\left(-C \sqrt{m_t^* E_g} \Lambda\right)$$

Tunneling mass

$$m \approx 0.7m_r^*$$

1

Confined bandgap



2

Tunneling distance

3

$$m_r^* = \frac{m_e m_h}{m_e + m_h}$$

$$\Lambda = W_D + \lambda$$




F(N<sub>D</sub>) F(EOT)


### How to make WKB provide results matching atomistic simulations?

#### WKB


Our analytic model vs old model



Our analytic vs NEGF



InAs NW



Our new analytic model provides results close to NEGF.

JOURNAL OF APPLIED PHYSICS **118**, 164305 (2015)

**A predictive analytic model for high-performance tunneling field-effect transistors approaching non-equilibrium Green's function simulations**


### How to make WKB provide results matching atomistic simulations?

#### WKB


##### Inputs

1) Complex EK


2) Potential  $\Phi(x)$



##### Output



#### InAs NW




Propose analytic potential  $\rightarrow$  WKB provides close results to NEGF.

JOURNAL OF APPLIED PHYSICS 118, 164305 (2015)

**A predictive analytic model for high-performance tunneling field-effect transistors approaching non-equilibrium Green's function simulations**



## Introduction

- 1) Motivation for steep transistors
- 2) Requirements for steep tunnel transistors



## Atomistic quantum transport simulation

- 1) Benchmark
- 2) Analytic models
  - Simple and verified way to analyze TFETs



## Tunnel transistors

- 1) III-V materials
- 2) 2D materials
- 3) Best materials for scaling challenge

## Channel Materials

### Group IV

Si, Ge, SiGe  
Indirect gap  $\rightarrow$  low  $I_{ON}$

### III-V

InAs, GaAs, InN  
 $E_g \sim 0.2-4$  eV  
Direct gap

### 2D

TMDs:  $WSe_2$ ,  $MoS_2$   
Large direct gap  
 $E_g \sim 1$  eV

Phosphorene  
Medium direct gap  
 $E_g \sim 0.4-1.4$  eV

Bilayer Graphene  
Small direct gap  $E_g$   
 $E_g \sim 0.3$  eV






Most promising device structure for III-V TFET? Gate-all-around nanowire

Gate-all-around

Ultra-thin bodies

Simulation: GAA > UTB


1) Best structure



$L_g = L_{ch} = 40\text{nm}$ ,  
 $EOT = 0.5\text{nm}$ ,  
 Diameter = 5nm

Experiment:  $t_{body} < 20\text{nm}$  is critical


2) Diameter




Best candidate: Thin Gate-All-Around nanowire

The upper limit of current level in III-V homojunction TFETs  $\sim 100 \mu\text{A}/\mu\text{m}$

## Structure



## Simulation results



Even with best gate control (Gate-all-around)  $\rightarrow$  limited  $I_{\text{ON}}$   
Why?

IEEE ELECTRON DEVICE LETTERS, VOL. 37, NO. 1, JANUARY 2016

Can Homojunction Tunnel FETs Scale Below 10 nm?

## Why limited $I_{ON}$ ?

**Depletion width ( $W_D$ )**

**Pros:**


- 1) High doping is feasible

**Cons:**

- 2) High  $\epsilon$  of channel material

Simulation:  $\text{Min}(W_D) \sim 3\text{nm}$

Experiments:  $W_D > 5\text{nm}$



**Scaling length ( $\lambda$ )**

**Cons:**

- 1) Thick body


Simulation:  $\text{Min}(\lambda) \sim 1.5\text{nm}$

Experiments:  $\lambda > 5-10\text{ nm}$


Large tunneling distance

High current levels → Broken gap III-V TFETs ~ 100-1000  $\mu\text{A}/\mu\text{m}$

### Band alignments




### Experimental data




High current levels → Broken gap III-V TFETs ~ 800  $\mu\text{A}/\mu\text{m}$

### Band diagram

### ON-state



### Results




**ON-state:**  
Tunneling distance  $\rightarrow 0$   
 $\rightarrow$  High  $I_{ON}$

Demonstration of  $\text{In}_{0.9}\text{Ga}_{0.1}\text{As}/\text{GaAs}_{0.18}\text{Sb}_{0.82}$  Near Broken-gap Tunnel FET with  $I_{ON}=740\mu\text{A}/\mu\text{m}$ ,  $G_M=700\mu\text{S}/\mu\text{m}$  and Gigahertz Switching Performance at  $V_{DS}=0.5\text{V}$   
R. Bijesh,<sup>\*</sup> H. Liu, H. Madan, D. Mohata, W. Li<sup>1</sup>, N. V. Nguyen<sup>1</sup>, D. Gundlach<sup>1</sup>, C.A. Richter<sup>1</sup>, J. Maier, K. Wang, T. Clarke, J. M. Fastenau<sup>2</sup>, D. Loubychev<sup>2</sup>, W. K. Liu<sup>2</sup>, V. Narayanan and S. Datta


### Problem of broken gap III-V TFETs ~ high SS

#### Band diagram



#### OFF-state

#### Results




**OFF-state:**  
**A thermal path for current exists**  
**→ Unsuccessful energy filtering**


Demonstration of  $\text{In}_{0.9}\text{Ga}_{0.1}\text{As}/\text{GaAs}_{0.18}\text{Sb}_{0.82}$  Near Broken-gap Tunnel FET with  $I_{\text{ON}}=740\mu\text{A}/\mu\text{m}$ ,  $G_{\text{M}}=700\mu\text{S}/\mu\text{m}$  and Gigahertz Switching Performance at  $V_{\text{DS}}=0.5\text{V}$   
 R. Bijesh,<sup>\*</sup> H. Liu, H. Madan, D. Mohata, W. Li<sup>1</sup>, N. V. Nguyen<sup>1</sup>, D. Gundlach<sup>1</sup>, C.A. Richter<sup>1</sup>, J. Maier, K. Wang, T. Clarke, J. M. Fastenau<sup>2</sup>, D. Loubichev<sup>2</sup>, W. K. Liu<sup>2</sup>, V. Narayanan and S. Datta

### Solution: Nitride Hetero-structure

**ON: Tunneling through small gap InN**




**OFF: Tunneling through large gap GaN**



**Polarization-Engineered III-Nitride  
Heterojunction Tunnel  
Field-Effect Transistors**



Why  $SS < 60$  mV/dec can be achieved in Nitride TFETs?

## Device structure




**Reduced thermionic injection**

## Atomistic simulation results






## Why electric field in InN region is so high?




Structure



Lattice mismatch  
Large strain (~10%)

Band diagram




High piezoelectric coefficient

High electric field

Small tunneling distance


I-V



High On-current



## Homojunction TFETs

Challenge:♪  
 Large body thickness♪  
 → Large  $\lambda$ ♪  
 → Small  $I_{ON}$



## Broken gap TFETs


Challenge:♪  
 Thermionic emission in OFF state♪  
 → High SS



30nm♪

0.7nm♪


Channel thickness♪



**Motivation for 2D TFETs**




## Introduction

- 1) Motivation for steep transistors
- 2) Requirements for steep tunnel transistors



## Atomistic quantum transport simulation

- 1) Device geometry optimization
- 2) Scattering impact
- 3) Verify and extend analytic models




## Tunnel transistors

- 1) III-V materials

Large body thickness  $\rightarrow$  Large tunneling distance


- 2) 2D materials

- 3) Best material for scaling challenge




## Shortcut to end of channel thickness scaling


Transition metal dichalcogenides (TMD)



Phosphorene



Bilayer Graphene




[holographicgalaxy.blogspot.com](http://holographicgalaxy.blogspot.com)

2D materials


Fabrication technique

- Exfoliation (scotch tape)



Performance of 2D TFETs





## Atomistic simulation

### Key messages:

- Thin channel is **NOT** enough for high  $I_{ON}$
- Channel material **is** an important factor.


IEEE Journal on Exploratory Solid-State Computational Devices and Circuits

## Tunnel Field-Effect Transistors in 2-D Transition Metal Dichalcogenide Materials

HESAMEDDIN ILATIKHAMENEH<sup>1</sup>, YAOHUA TAN<sup>1</sup>, BOZIDAR NOVAKOVIC<sup>1</sup>,  
GERHARD KLIMECK<sup>1</sup>, RAJIB RAHMAN<sup>1</sup>, AND JOERG APPENZELLER<sup>2</sup>

## Results

### $I_d$ - $V_g$ of different TMDs



$N_D = 1e20 \text{ cm}^{-3}$   
EOT = 0.5nm

$V_{dd} = 0.5V$   
 $L_{ch} = 15nm$


2D materials have small tunneling distance

## Depletion width ( $W_D$ )

**Pros:**  
Low  $\epsilon$  of channel material

**Cons:**  
Chemical doping of 2D materials is in its infancy

$N_D$	$W_D$
$1e20 \text{ cm}^{-3}$	2.5 nm
$3e19 \text{ cm}^{-3}$	4.5 nm



## Scaling length ( $\lambda$ )

**Advantages:**  
1) Thin body


$\lambda \sim 0.5 \text{ nm}$

$W_D$  is limiting factor

## Main challenges of TMDs


### 1) Large depletion width ( $W_D$ )

Source doping  $\uparrow \rightarrow W_D \downarrow$



### 2) Large bandgap ( $>1\text{eV}$ )



Tensile strain  $\uparrow \rightarrow E_g \downarrow$   
 1% Strain  $\rightarrow -100\text{meV}$




Is it possible to reduce tunneling distance more?

### 1) Chemical doping

### 2) Electrical doping









Oxide thickness is the major factor

### 1) Chemical doping



### 2) Electrical doping



• Is there a way to decrease tunneling distance?

How to solve problem of electrically doped TFETs?


$$\lambda_{new} = f(t_{ox})$$

Answer: Dielectric engineering

Illustration


Comments

Structure



- Combination of low-k and high-k dielectrics

Electric field amplification




$$\epsilon_1 E_1 = \epsilon_2 E_2$$

$$\epsilon_2 \ll \epsilon_1 \rightarrow E_2 \gg E_1$$

Electric field amplification  $\rightarrow$  High  $I_{ON}$



### DE-TFET: High performance steep transistor

#### Structure



$V_{dd} = 0.2V$

#### Atomistic simulation results



- Monolayer  $WTe_2$  channel
- Low-k = air gap
- High-k =  $HfO_2$
- $L_{ch} = 12nm$

- $I_{ON}$  DE-TFET  $\gg$   $I_{ON}$  of MOSFETs and  $SS = 10$  mV/dec
- No chemical doping or heterostructure  $\rightarrow$  No dopant or interface state


Patent application

Dielectric Engineered Tunnel Field-Effect Transistor

Hesameddin Ilatikhameneh, Tarek A. Ameen, Gerhard Klimeck, Joerg Appenzeller, and Rajib Rahman

• Challenges:

- 1) E-field breakdown of channel
- 2) E-field breakdown of dielectrics
- 3) Gate leakage between contacts



- Challenges:
  - 1 and 2) High E-field breakdown



## Breakdown field

- Max E in semiconductors  $\sim 1\text{V/nm}$
- Max E in dielectrics  $\sim 4\text{V/nm}$

MAXIMUM BREAKDOWN FIELD  $E_{BM}$  AND BANDGAP  $E_G$  OF THE DIELECTRICS (INSULATORS) IN FIGURE 1 ( $T = 300\text{ K}$ )



Material [Data source]	Ta <sub>2</sub> O <sub>5</sub> [12]	HfO <sub>2</sub>	ZrO <sub>2</sub> [15]	AlN	Diamond	Si <sub>3</sub> N <sub>4</sub>	SiO <sub>2</sub>	Al <sub>2</sub> O <sub>3</sub> (sapphire) [20]
$E_g$ (eV)	4.2-4.3	5.65 [13]	5-7	6.23 [16]	5.46-6.4 [7]	5.0 [8]	9.0 [8]	18-23
$E_{BM}$ (MV/cm)	>10	13 [14]	20	>15 [17]	21.5 [18]	16 [19]	30 [21]	39

## Max E




Adjust spacing for the required E-field

## Insensitivity to E



- Why is  $I_{ON}$  insensitive to spacing in some range?



• Increasing  $S$  (above 0.5nm)

• 1)  $E_{max} \downarrow \rightarrow I_{on} \downarrow$


• 2) tunneling window  $\uparrow \rightarrow I_{on} \uparrow$

- Challenges:
- 2) Leakage between contacts

## High transmission

Small  $\Lambda \rightarrow$  high transmission

$$T_{BTBT} = \exp\left(-C \sqrt{m_t^* E_g} \Lambda\right)$$





## Solution



Landauer formula

$$I \propto T(\mu_1 - \mu_2)$$


### Similar performance










### Band diagram





### Similar performance



### Chemically doped TFET




### Electrically doped TFETs



Design Rules for High Performance Tunnel Transistors from 2D Materials


## Tunneling distance

Dielectric engineering  
 → Tunneling distance  $\sim 1\text{nm}$





## Material properties

Large  $E_g$  and  $m^*$   
 $\text{WTe}_2$  is not stable




## Motivation for low bandgap 2D materials




## Introduction

- 1) Motivation for steep transistors
- 2) Requirements for steep tunnel transistors






## Atomistic quantum transport simulation

- 1) Device geometry optimization
- 2) Scattering impact
- 3) Verify and extend analytic models



## Tunnel transistors

- 1) III-V materials
- 2) 2D materials
  - a) Chemical doping
  - b) Electrical doping
  - c) Dielectric engineering



- 3) Best materials for scaling challenge


Steep devices  $\rightarrow V_{DD} \downarrow$




Scaled channels  $\rightarrow L_{Ch} \downarrow$

### Our target:

$V_{dd}$  scaling +  $L_{ch}$  scaling



### What happens in reality:




InAs gate-all-around (NEGf)

We scale  $V_{DD}$  down with  $L_{ch}$ :  $L_{ch}/V_{DD} = 30 \text{ V/nm}$

## Scaling challenge

## Scaling consequences




1  $V_{DD} \downarrow \rightarrow$  Tunneling energy window  $\downarrow \rightarrow I_{ON} \downarrow$

2  $L_{ch} \downarrow \rightarrow I_{ON}/I_{OFF} \downarrow \downarrow$

$$T_{OFF} = \exp\left(-C \sqrt{m_t^* E_g} L_{ch}\right)$$

$$T_{ON} = \exp\left(-C \sqrt{m_t^* E_g} \Lambda\right)$$



Scaling  $L_{ch} \rightarrow L_{ch} \sim \wedge \rightarrow I_{ON}/I_{OFF} \downarrow$

### 1) Best material for ultra-scaled TFETs?


EOT: 0.5nm,  $N_D = 1e20 \text{ cm}^{-3}$

$$T_{ON} = \exp\left(-C \sqrt{m_t^* E_g} \Lambda\right)$$


$$T_{OFF} = \exp\left(-C \sqrt{m_t^* E_g} L_{ch}\right)$$

$$m^* E_g = \text{cte} \rightarrow I_{ON} / I_{OFF} = \text{cte} (?)$$

Material properties



$I_D - V_G$



Lower  $E_g$ , higher  $m^*$   $\rightarrow$  better performance


IEEE ELECTRON DEVICE LETTERS, VOL. 37, NO. 1, JANUARY 2016

Can Homo Junction Tunnel FETs Scale Below 10 nm?





2) Why  $m^*$  and  $E_g$  are not interchangeable?

$$T_{ON} = \exp\left(-C \sqrt{m_t^* E_g} \Lambda\right)$$



$$f(E_g)$$


$m^*-E_g \rightarrow$  best  $I_{ON}/I_{OFF} > 1e5$



Larger  $E_g \rightarrow$  Larger tunneling distance  $\wedge \rightarrow I_{ON} \downarrow$



The solution of the scaling problem:

$$L_{ch} \downarrow \ \& \ V_{dd} \downarrow \ \left\{ \begin{array}{l} E_g \downarrow \text{ Opt: } 1.2qV_{DD} [eV] \\ m^* \uparrow \text{ Opt} \end{array} \right.$$



**InAs**


**Optimum material for each node**



Optimum channel material is necessary for ultra-scaled TFETs

Best channel materials for TFET applications:


- 1) Low  $E_g \sim 1.2 V_{DD}$
- 2) High  $m^*$



2D materials outperform III-V TFETs in sub 10nm channel lengths.


$E_g$  of Bilayer Phosphorene  $\sim 0.8$  eV =  $1.3 V_{DD}$

## Phosphorene TFET



**Phosphorene outperforms TMD TFETs → a proper bandgap**

## Scaling of Phosphorene TFET



**Scales well for  $L_{ch} > 6\text{nm}$**


SCIENTIFIC REPORTS

OPEN Few-layer Phosphorene: An Ideal 2D Material For Tunnel Transistors




## Introduction

- 1) Motivation for steep transistors
- 2) Requirements for steep tunnel transistors






## Atomistic quantum transport simulation

- 1) Device geometry optimization
- 2) Scattering impact
- 3) Verify and extend analytic models





## Tunnel transistors

- 1) III-V materials
- 2) 2D materials
- 3) Best materials for scaling challenge
- 4) What to do for  $L_{ch} < 9\text{nm}$ ?




Effective mass of phosphorene is very anisotropic ( $m_x^*/m_y^* \gg 1$ )




## Phosphorene: An Unexplored 2D Semiconductor with a High Hole Mobility

Han Liu,<sup>1,†</sup> Adam T. Neal,<sup>1,†</sup> Zhen Zhu,<sup>5</sup> Zhe Luo,<sup>2,3</sup> Xianfan Xu,<sup>2,3</sup> David Tománek,<sup>5</sup> and Peide D. Ye<sup>1,\*,†</sup>


## Phosphorene Nanoribbon TFET




Is it possible to have benefits of both directions?




L-shaped TFET can perform even with  $L_{ch}$  of 2nm.



## Benefits of both directions




## Successful scaling




## How does L-shaped TFET work?

Perspective view



Top view



ON-state: Tunneling in low  $m^*$  direction



OFF-state: Tunneling in high  $m^*$  direction



$$T_{ON} = \exp\left(-C \sqrt{m_t^*} E_g \Lambda\right)$$

$$T_{OFF} = \exp\left(-C \sqrt{m_t^*} E_g L_{ch}\right)$$

- 1) Low  $m^*$  for high  $I_{ON}$
- 2) High  $m^*$  for low  $I_{OFF}$

Using a material with anisotropic  $m^*$  and L-shaped gate have benefits of


- High  $I_{ON} / I_{OFF}$

SCIENTIFIC REPORTS




## Nano-ribbons suffer from edge roughness

### Graphene Nanoribbon




Appl. Phys. Lett. **104**, 243113 (2014)


### LDOS




### Sloppy IV



## Solution: edge-less pattern



## Tunneling distance



Challenge for 2D

Challenge for III-V


DE-TFET →  
 $V_{dd}$  scaling

L-gate TFET →  
 $L_{ch}$  scaling



## Material properties

$L_{ch}$  determines optimum  $m^*$   
 $V_{DD}$  determines optimum  $E_g$



2 patent applications:

DE-TFET and L-gate design

Coauthor of 21 Journal papers:

2 Scientific reports, 1 Nano letter, 1 PRB, 11 IEEE, 1 JAP, 1 Phys. B, etc.

Coauthor of 25 conference presentations

Coauthor of 13 conference proceedings

Coauthor of 3 nanohub tools

1 invited talk

...

Special thanks to

Professors



Gerhard  
Klimeck



Rajib  
Rahman



Joerg  
Appenzeller



Zhihong  
Chen



Supriyo  
Datta

Colleagues: Tarek Ameen , Mehdi Salmani, Fan Chen, Archana Tankasala, Saima Sharmin  
Bozidar Novakovic, Jun Huang, Arvind Ajoy, Daniel Meija, NEMO5 team  
Ramon Salazar, Abhijith Prakash, Tao Chu



Thank you for your attention

Coding

Mode-space

Strain relaxation

Quantum transport

Phonon spectra & Unfolding ...

Research

Dielectric engineered TFET

L-shaped gate TFET

TMD-TFET

Optimum material Sub-10nm TFET

Phosphorene TFET

Scaling theory of 2D materials

BLG-TFET

Analytic models for TFETs

Nitride TFETs

Dynamic bandgap FET

Optimum high-K

Phonon unfolding method

Thickness engineered TFET

Universal strain in quantum dots (QD)

Optical spectra of self-assembled QDs

# Back up slides

### I INTRODUCTION

- NEGF challenge  $\rightarrow$  large device dimensions
- Motivation of mode-space approach is to reduce the size of Hamiltonian  $\rightarrow$  speed
- Previously, mode-space approach have been used for effective mass Hamiltonians
- But previous method does not work w/ TB.


### II ACHIVEMENTS

- Generic solver to reduce Hamiltonian size
- Applicable to both electrons and phonons


### III RESULTS

- Milnikov approach is implemented in a generic way.
- Good match between mode-space I-V and real space
- Speed up of 100-1000 were obtained in quantum calculation part.


#### 1 Simulation domain




#### 2 Propagating modes as basis



#### 3 Reduce size of Hamiltonian [1]



#### 4 Mode space in TB $\rightarrow$ Induce unphysical bands [1]




#### 5 Optimization to remove unphysical bands[1]


### Optimization

- 1) Count # bands in bandgap
- 2) Enlarge basis such that # bands in bandgap decrease


Red dots: Mode-space  
Black line: real-space




#### 6 Charge



#### 7 SCF potential (Ec)



#### 8 IV



**Device:** self-assembled quantum dots

**Problem:**



- Strain distribution affects electronic properties significantly.
- Atomistic strain is too expensive to compute (~ 10M atom sim).
- Analytical strain is inaccurate and exist only for cuboid shape.

**Objective:**



- Significantly reduce computations.

**Results / Impact:**

- Atomistic strain depends on aspect ratio and materials and not on individual dimensions.
- Fitted compact expressions that provide atomistic strain.
- Compact model (EM) that sacrifices 5% accuracy but cost 20K less computations.



Prior analytic model vs atomistic



\*Ilatikhameneh, H., Ameen, T., Klimeck, G., & Rahman, R. (2015). Universal Behavior of Strain in Quantum Dots. IEEE JOURNAL OF QUANTUM ELECTRONICS, VOL. 52, NO. 7, JULY 2016.






The bandgap of bilayer graphene can be tuned by vertical field.

Electrical field determines both bandgap and doping in BLG.


## Direct observation of a widely tunable bandgap in bilayer graphene

Yuanbo Zhang<sup>1\*</sup>, Tsung-Ta Tang<sup>1\*†</sup>, Caglar Girit<sup>1</sup>, Zhao Hao<sup>2,4</sup>, Michael C. Martin<sup>2</sup>, Alex Zettl<sup>1,3</sup>, Michael F. Crommie<sup>1,3</sup>, Y. Ron Shen<sup>1,3</sup> & Feng Wang<sup>1,3</sup>

### Device structure to apply vertical field




### Field controlled bandgap




- **Device:**
  - Bilayer graphene Electrostatically Doped TFET (BED-TFET)
- **Target:**
  - Electrostatically Reconfigurable
  - Ultra-low power ( $V_{DD}=0.1V$ )

BED-TFET



- **Main idea**
  - Small  $E_g$  tuned by electric field  $\rightarrow I_{ON}\uparrow$
  - Reconfigurable between P- and N-TFET

Idea




- **Outcome**
  - $I_{ON}/I_{OFF} > 10^4$  for  $V_{DD}$  of 0.1V
  - Subthreshold slope:  $\sim 8mV/dec$
  - High  $I_{60} > 10 \mu A/\mu m$

[Online.] <http://arxiv.org/abs/1509.03593>


**Configurable Electrostatically Doped High Performance Bilayer Graphene Tunnel FET**

Fan W. Chen, Hesameddin Ilatikhameneh, Gerhard Klimeck, Zhihong Chen, Rajib Rahman



- **Device:**
  - Phosphorene Tunnel FET (Ph-TFET)
  - Anisotropic effective mass
- **Target:**
  - High ON-current and small capacitance

Ph-TFET




Anisotropic material

- **Main idea**
  - Small transport  $m^*$  → High tunneling rate
  - large transverse  $m^*$  → High DOS for injection
  - Tunable  $E_g$  from 1.4-0.4eV by flake thickness
- **Methodology**
  - Full band NEGF + 3D Poisson

Idea

vs.

Ph




Complex EK

- **Outcome**
  - Max ON-current: ~1000  $\mu\text{A}/\mu\text{m}$
  - Much lower capacitance than TMDs
  - Significant improvement in EDP over TMDs

**Few-layer Phosphorene: An Ideal 2D Material For Tunnel Transistors**

Tarek A. Ameen, Hesameddin Ilatikhameneh, Gerhard Klimeck, Rajib Rahman



**Devices:** Nitride Tunnel Hetero-structures

**Problem:**



- Barrier is too long to transport ballistic
- Quasi-bound states are not filled ballistic

**Approach:**


- Divide device into two Equilibrium and one Nonequilibrium regions.
- Region boundaries depend on E-K band diagrams

**Results / Impact:**


New EQ-NEQ model matches well with measurements of Nitride diodes (Succeeded where ballistic have failed).




## 1) Conventional NEGF




## 2) Old EQ-NEQ model




## 3) New EQ-NEQ model



- **Device:**
  - Transition Metal Dichalcogenide Tunnel FET (TMD-TFET)
- **Target:**
  - Higher ON-current and gate control




- **Main idea**
  - Thinner channel  $\rightarrow$  smaller tunneling distance
- **Methodology**
  - Full band NEGF + 3D Poisson



- **Outcome**
  - Max ON-current:  $\sim 350 \mu\text{A}/\mu\text{m}$
  - Subthreshold slope:  $\sim 15\text{mV}/\text{dec}$
  - Importance of source doping and low  $E_g$

IEEE JxCDC, vol. 1, pp. 12-18 (2015)  
**Tunnel Field-Effect Transistors  
 in 2-D Transition Metal  
 Dichalcogenide Materials**

Source doping      Channel material



Required high doping levels is experimentally challenging

Max experimental doping level  $\sim 3e19 \text{ cm}^{-3}$



NANO LETTERS

Letter

pubs.acs.org/NanoLett

### Chloride Molecular Doping Technique on 2D Materials: $WS_2$ and $MoS_2$

Lingming Yang,<sup>†</sup> Kausik Majumdar,<sup>‡</sup> Han Liu,<sup>†</sup> Yuchen Du,<sup>†</sup> Heng Wu,<sup>†</sup> Michael Hatzistergos,<sup>§</sup>  
P. Y. Hung,<sup>‡</sup> Robert Tieckelmann,<sup>‡</sup> Wilman Tsai,<sup>||</sup> Chris Hobbs,<sup>‡</sup> and Peide D. Ye<sup>\*,†</sup>



Challenge:  $N_D = 3e19 \text{ cm}^{-3} \rightarrow I_{ON} < 0.1 \text{ uA/um}$

**Solution:** Electrical doping  
2 gates to make a PN junction like potential




- Device:**

- Electrically Doped Tunnel FET (ED-TFET)


- Target:**

- Avoid high chemical doping at source
- No dopant fluctuation and gap states

ED-TFET



Chemical doping




- Main idea**

- $\lambda_{ED-TFET} = f(t_{ox})$
- $\lambda_{CD-TFET} = f(EOT)$


- Methodology**

- Analytic verified by full band NEGF + 3D Poisson

ED-TFET



Chemical doping



- Outcome**

- Only  $t_{ox}$  matters in 2D ED-TFETs
- $\epsilon_{ox}$  has no impact due to fringing field

IEEE EDL, vol. 36, n0. 7, pp. 726-729 (2015)  
Scaling Theory of Electrically Doped 2D Transistors


Hesameddin Ilatikhameneh, Gerhard Klimeck, Joerg Appenzeller, and Rajib Rahman

<http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=7111272>

$$\lambda_{new} \approx \frac{2t_{ox} + S/4}{\pi} = f(t_{ox})$$


S = spacing btw gates

Analytic:  $U(x) \sim \exp(-x/\lambda)$




ED-TFET require small  $t_{ox}$  not high-K  $\rightarrow$  Gate leakage


This is due to strong fringing fields between gates.



- **Device:**
  - Dielectric Engineered Tunnel FET (DE-TFET)
- **Target:**
  - High ON-current TFET w/o heterojunction channel.





- **Main idea**
  - Combination of low-k and high-k dielectrics
- **Methodology**
  - Full band NEGF + 3D Poisson



- **Outcome**
  - **High ON-current:**  $\sim 1000 \mu\text{A}/\mu\text{m}$
  - Subthreshold slope:  $\sim 15\text{mV}/\text{dec}$
  - Junction electric field:  $\sim 1\text{V}/\text{nm}$



IEEE ELECTRON DEVICE LETTERS, VOL. 36, NO. 10, OCTOBER 2015  
 Dielectric Engineered Tunnel Field-Effect Transistor  
 Hesameddin Ilatikhameneh, Tarek A. Ameen, Gerhard Klimeck, Joerg Appenzeller, and Rajib Rahman  
<http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=7229273>




Advantage of DE-TFET over ED-TFET:

Much less sensitivity on oxide thickness

### DE-TFET




### ED-TFET




Is it possible to reconfigure btw N-TFET and P-TFET by changing biasing?

**Goal:** Scaling down  $V_{DD}$  and  $L_{ch}$  simultaneously.

Ideal case



InAs gate-all-around




Can Homojunction Tunnel FETs Scale Below 10 nm?

IEEE ELECTRON DEVICE LETTERS, VOL. 37, NO. 1, JANUARY 2016

<http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=7331599>

Scaling down both  $V_{DD}$  and  $L_{ch}$  deteriorates performance.

## 2D material candidates for TFETs with scaled $L_{ch}$ and $V_{DD}$ ?



nature  
photonics

FOCUS | REVIEW ARTICLE  
PUBLISHED ONLINE: 27 NOVEMBER 2014 | DOI: 10.1038/NPHOTON.2010.271


### Two-dimensional material nanophotonics

Fengnian Xia<sup>1\*</sup>, Han Wang<sup>2</sup>, Di Xiao<sup>3</sup>, Madan Dubey<sup>4</sup> and Ashwin Ramasubramanian<sup>5</sup>

### Multilayer phosphorene:

- $E_g$  ranges from 1.4eV (1L) to 0.4eV (bulk)
- Smaller  $E_g$  and  $m^*$  compared with TMDs
- Direct bandgap even in multilayer case

Some materials (gray) can perform with ultra-scaled  $L_{ch}$  and  $V_{DD}$



**Phosphorene is a good choice.**

Can Homojunction Tunnel FETs Scale Below 10 nm?


Hesameddin Ilatikhameneh, Gerhard Klimeck, and Rajib Rahman

IEEE ELECTRON DEVICE LETTERS, VOL. 37, NO. 1, JANUARY 2016

<http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=7331599>



## Introduction

- 1) Motivation for steep transistors
- 2) Requirements for steep tunnel transistors



## Atomistic quantum transport simulation

- 1) Device geometry optimization
- 2) Scattering impact
  - Homojunction TFET (Small), Heterojunction TFET (Significant)
- 3) Verify and extend analytic models
  - a) Fowler-Nordhem, b) WKB



## Tunnel transistors


- 1) III-V materials
- 2) 2D materials
- 3) Best materials for scaling challenge



- 1) How good are analytic models?
- 2) Extending these models for fast & accurate prediction.

### A) Fowler-Nordheim


Tunneling from metal due to high electric field



$$T^{FN} = \exp\left(-\frac{4}{qF} \frac{\sqrt{2m} E_g^{3/2}}{3\hbar}\right)$$

### B) WKB

Semiclassical treatment of tunneling



$$T(E) = \exp\left[-2 \int dx \kappa(x)\right]$$

Question: What is the proper definition of tunneling mass  $m_t$  ?


Fowler-Nordheim Tunneling equ.

$$T^{FN} = \exp\left(-\frac{4}{qF} \frac{\sqrt{2m} E_g^{3/2}}{3\hbar}\right)$$


Tunneling type

Tunneling mass

Band to band tunneling



Schottky barrier tunneling



$$m \approx 0.7m_r^*$$

$$m_r^* = \frac{m_e m_h}{m_e + m_h}$$

$$m_t^* \approx 0.7m_r^* \left(\frac{\phi_b}{E_g}\right) + m_e^* \left(1 - \frac{\phi_b}{E_g}\right)$$

From Fowler-Nordheim to Non-Equilibrium Green's Function Modeling of Tunneling


How to make WKB provide results matching atomistic simulations?

### WKB


Inputs

1) Complex EK


2) Potential  $\Phi(x)$



Output



InAs NW



Propose analytic potential  $\rightarrow$  WKB provides close results to NEGF.

JOURNAL OF APPLIED PHYSICS 118, 164305 (2015)


**A predictive analytic model for high-performance tunneling field-effect transistors approaching non-equilibrium Green's function simulations**

How to make WKB provide results matching atomistic simulations?


### WKB Input: Potential profile

2) Potential  $\Phi(x)$

Old potential profile (**Wrong**)



New potential (**Correct**)



Depletion width is significant part of tunneling distance

## Free online TFET simulation tool

<https://nanohub.org/tools/tunnelfet/>

### Device geometry

The screenshot shows the 'Device structure' tab of the simulation tool. The 'TFET type' is set to 'UTB' and the 'Gate Type' is 'Double Gated'. A schematic diagram of a Double Gated UTB TFET is displayed, showing a central channel between two gates, with source and drain regions. The channel is labeled with 'P' and 'N' regions, and the gates are labeled 'oxide'. The source and drain are labeled 'Source' and 'Drain' respectively. The gate voltage is labeled  $V_{gate}$  and the drain-source voltage is labeled  $V_{DS}$ .

Parameters for the Double Gated UTB:

- Lch: 15nm
- Channel Thickness: 0.65nm
- Oxide Thickness: 3nm
- Dielectric Constant: 25
- VDD: 0.5V
- Source Doping (cm<sup>-3</sup>): 1e20
- Drain Doping (cm<sup>-3</sup>): 1e20

### Channel material

The screenshot shows the 'Material properties' tab of the simulation tool. The 'Technology' is set to '2D', the 'III-V material' is 'InAs', and the '2D material' is 'Phosphorene'. The 'Number of Layers' is set to 2.

Properties of the material:

- Eg: 0.94eV
- Dielectric Constant: 5.02
- me\_x: 0.18
- me\_y: 1.13
- mh\_x: 0.15
- mh\_y: 1.81

### Outputs

The screenshot shows the 'Simulate' tab of the simulation tool. The 'Result' dropdown is set to 'Id-Vg'. A plot of the drain current  $I_{ds}$  (in  $\mu A/\mu m$ ) versus the gate voltage  $V_{gs}$  (in V) is displayed. The plot shows a characteristic TFET transfer curve with a minimum current near  $V_{gs} = -0.5$  V and increasing current for  $V_{gs} < -1$  V and  $V_{gs} > -0.5$  V.

Available results:


- Id-Vg
- Ec\_Ev\_ON\_State
- Ec\_Ev\_Off\_State
- Complex Bands
- ...
- Download

# Steep SS device ideas: Dynamic bandgap FET

## Illustration


## Comments

Bandgap tuning by E field




- Top & bottom gates with opposite voltages → E field

Bandgap change



- Increase in electric field → Decrease in  $E_g$

Reason





- Potential difference between 2 layers → band gap change

# Steep SS device ideas: Dynamic bandgap FET

Can we use dynamic band gap to make MOSFETs steeper?

Prof. Chen  
Prof. Appenzeller

It seems possible




# Steep SS device ideas: Dynamic bandgap FET


Can we use dynamic band gap to make device steeper?

- Only if the rate of change in band gap is high enough.
- This condition is not satisfied in BLG and TMDs


Structure



Bandgap modulation of Bilayer MoS<sub>2</sub>




Energy conservation  
→ Impossible Slope > S<sub>0</sub>






# Expectations from electrically doped TFETs

## 1) Chemically doped




## 2) Electrically doped



## Performance analysis



- a)  $\lambda = f(\text{EOT} \propto t_{\text{ox}}/\epsilon_{\text{ox}})$
- b)  $W_D = f(N_D)$

**Advantage:**  
 Increase  $\epsilon_{\text{ox}}$  without  
 reducing  $t_{\text{ox}} \rightarrow$  better  
 performance




## Prediction:

a)  $\lambda = f(\text{EOT}) ?$



# Electrically Doped TFET (ED-TFET)



**Oxide thickness is the major factor**


# Electrically doped TFETs

## $\epsilon_{ox}$ versus thickness of oxide


Oxide thickness is the major factor

Oxide  $\epsilon$  | Oxide thickness

Illustration



- Independence of performance from oxide  $\epsilon$



- Strong dependence of performance on oxide thickness

Comments

SISPAD 2015  
 Electrically Doped  $\text{WTe}_2$  Tunnel Transistors  
 Hesameddin Ilatikhameneh, Rajib Rahman, Joerg Appenzeller, and Gerhard Klimeck



~~$\lambda = f(\text{EOT} \propto t_{\text{ox}}/\epsilon_{\text{ox}})$~~

- Old scaling theory fails
- Need a new scaling theory

## Potential profile

$$V(x) = \frac{V_1 - V_2}{2} \exp\left(-\frac{(x - x_M)}{\lambda_{new}}\right) + V_2$$

Thin oxide. .... to thick oxides



## Scaling theory

Electrically doped TFETs (New)

$$\lambda_{new} \approx \frac{2t_{ox}}{\pi} = f(t_{ox})$$

Chemically doped TFETs (Old)

$$\lambda_{old} \approx \sqrt{\frac{1}{2} \frac{t_{ox}}{\epsilon_{ox}} \epsilon_{ch} t_{ch}} = f(EOT \propto \frac{t_{ox}}{\epsilon_{ox}})$$

**Analytic model confirms:  
oxide thickness is major factor**

# Scaling Theory of Electrically Doped 2D Transistors

## Challenges and solutions of steep devices

1) III-V materials


2) 2D materials

**Electrically tuned bandgap TFETs**


3) Scaling challenge

Vertical field changes the bandgap of 2D materials





## Direct observation of a widely tunable bandgap in bilayer graphene




## Electrically Tunable Bandgaps in Bilayer MoS<sub>2</sub>



Vertical field changes the bandgap of 2D materials







$$\log(T_{\text{ON}}) \propto \Lambda \sqrt{m_r^* E_g}$$

$$\log(T_{\text{OFF}}) \propto L_{ch} \sqrt{m_r^* E_g}$$

# Scaling transistors

2003  
90 nm

2005  
65 nm


2007  
45 nm

2009  
32 nm

2011  
22 nm







Quantum tunneling era

Drawback



Source

Advantage



Strained Silicon  
Source: Intel

High-k Metal Gate

Tri-Gate


No states available for hot carriers

ON State: Small tunneling distance

# Sub 10nm MOSFETs



Why did III-V MOSFETs fail?  
Low effective mass

Scaling down  $L_{ch} \rightarrow$  Transparent channel barrier



# Sub 10nm MOSFETs

We need larger  $m^*$  in shorter  $L_{ch}$   
 Due to direct source-to-drain tunneling



What about sub 10nm tunnel FETs?

# Introduction:

## 3) Wentzel–Kramers–Brillouin

### Wentzel–Kramers–Brillouin (WKB)

#### Step description


1  $\Phi(x)$  + Complex EK  
 $\Phi(x)$ : Potential

2  $\rightarrow K_{\text{imaginary}}(x)$

3 Integration  $T(E) = \exp\left[-2 \int dx \kappa(x)\right]$

4  $\rightarrow I-V$

#### Step illustration






Benchmark our WKB model with NEGF results from literature

NEGF


Our WKB

## Atomistic Full-Band Design Study of InAs Band-to-Band Tunneling Field-Effect Transistors


Mathieu Luisier and Gerhard Klimeck



Develop a tool to simulate any **conventional homojunction TFET** in **few minutes**



Other outputs:  
Energy resolved current




# 1<sup>st</sup> Patent: Dielectric Engineered TFET (DE-TFET)

## Illustration


## Comments

Structure



- Combination of low-k and high-k dielectrics


Electric field amplification



$$\epsilon_1 E_1 = \epsilon_2 E_2$$

$$\epsilon_2 \ll \epsilon_1 \rightarrow E_2 \gg E_1$$

Result





- High electric field at the tunnel junction



**High On-current**



Structure





Band diagram



# Optics: Quantum dots and quantum wells

Can we electrically tune the optical response of a device?

Bilayer MoS<sub>2</sub> with vertical electric field.



# Connection to the previous works

## Previous works

## Our findings

1296 IEEE ELECTRON DEVICE LETTERS, VOL. 32, NO. 9, SEPTEMBER 2011  
**Complex Band Structures: From Parabolic to Elliptic Approximation**

34 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 39, NO. 7, JULY 1992  
**Scaling the Si MOSFET: From Bulk to SOI to Bulk**

JOURNAL OF APPLIED PHYSICS **107**, 084507 (2010)  
**Simulation of nanowire tunneling transistors: From the Wentzel–Kramers–Brillouin approximation to full-band phonon-assisted tunneling**  
 Mathieu Luisier<sup>a1</sup> and Gerhard Klimeck

**Toward Nanowire Electronics**  
 Joerg Appenzeller, *Senior Member, IEEE*, Joachim Knoch, Mikael T. Björk, Heike Riel, Heinz Schmid, and Walter Riess

**A New Compact Model For High-Performance Tunneling-Field Effect Transistors**

Submitted to IEEE EDL  
**Dielectric Engineered Tunnel Field-Effect Transistor**

726 IEEE ELECTRON DEVICE LETTERS, VOL. 36, NO. 7, JULY 2015  
**Scaling Theory of Electrically Doped 2D Transistors**  
 Hesameddin Ilatikhameneh, Gerhard Klimeck, Joerg Appenzeller, and Rajib Rahman


1) Complex EK

2) Scaling theory

3) WKB

# Introduction:

## 1) Complex bandstructure



### Previous work

#### Appropriate methods for complex EK

- Full band methods  $\rightarrow$  accurate complex EK
- Captures ellipticity
- Numerical calculation burden

#### Analytic equation for complex EK


- Recently Guan et al. provide an analytic equation
- Error less than 1.4% compared to TB

1296 IEEE ELECTRON DEVICE LETTERS, VOL. 32, NO. 9, SEPTEMBER 2011

### Complex Band Structures: From Parabolic to Elliptic Approximation

Ximeng Guan, *Member, IEEE*, Donghyun Kim, Krishna C. Saraswat, *Fellow, IEEE*, and H.-S. Philip Wong, *Fellow, IEEE*

### Analytic vs numerical complex EK



### Analytic equation for complex bandstructure

# Introduction:

## 2) Scaling length

Hard to solve 3D Poisson equation analytically → Is there a way to approximate?


Modeling domain

Poisson equation

### 3D

#### Toward Nanowire Electronics

Joerg Appenzeller, *Senior Member, IEEE*, Joachim Knoch, Mikael T. Björk, Heike Riel, Heinz Schmid, and Walter Riess



Scaling theory:

$$\frac{d^2\phi}{dx^2} + \frac{d^2\phi}{dy^2} + \frac{d^2\phi}{dz^2} = -\frac{\rho}{\epsilon}$$

$$\lambda = \sqrt{\frac{\epsilon_{si}}{2\epsilon_{ox}} t_{si} t_{ox}}$$

04

IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 39, NO. 7, JULY 1992

## Scaling the Si MOSFET: From Bulk to SOI to Bulk

Ran-Hong Yan, *Member, IEEE*, Abbas Ourmazd, and Kwing F. Lee, *Member, IEEE*

# Introduction:

## 3) Wentzel–Kramers–Brillouin

### Wentzel–Kramers–Brillouin (WKB)

#### Step description


1  $\Phi(x)$  + Complex EK  
 $\Phi(x)$ : Potential

2  $\rightarrow K_{\text{imaginary}}(x)$

3 Integration  $T(E) = \exp \left[ -2 \int dx \kappa(x) \right]$

4  $\rightarrow I-V$


#### Step illustration



# Steep SS device ideas

## 2D TFETs

Thinner the channel  $\rightarrow$  shorter the tunneling distance





### Toward Nanowire Electronics

Joerg Appenzeller, Senior Member, IEEE, Joachim Knoch, Mikael T. Björk, Heike Riel, Heinz Schmid, and Walter Riess



$$t_{\text{si}} \downarrow \rightarrow \lambda \downarrow$$

$$\lambda = \sqrt{\frac{\epsilon_{\text{si}}}{2\epsilon_{\text{ox}}} t_{\text{si}} t_{\text{ox}}}$$

### Thick channel



### Thin channel



High On-current in 2D TFETs




Goal: analytic equation for BTBT transmission

## Fowler-Nordheim


### Approach:

- Triangular barrier + effective mass



### Result:


$$T^{FN} = \exp\left(-\frac{4}{qF} \frac{\sqrt{2m} E_g^{3/2}}{3\hbar}\right)$$



## Modified Fowler-Nordheim

### Approach:

- Triangular barrier + elliptic complex EK



### Result:

$$T^{Elliptic} = \exp\left(-\frac{\pi}{qF} \frac{\sqrt{m_r^*} E_g^{3/2}}{2\hbar}\right)$$


$$m_r^* = \frac{m_e m_h}{m_e + m_h}$$

**Achievement: a modified FN equation which considers both conduction and valence bands**

## Tunneling type


**BTBT:** use old FN but

- Replace  $m$  with  $0.7m_r$



**Schottky barrier tunneling:**

- Replace  $m$  with  $0.7m_r (\phi_b/E_g)^2$



## Modified Fowler-Nordheim


$$m \approx 0.7m_r^*$$

$$T^{FN} = \exp\left(-\frac{4}{qF} \frac{\sqrt{2m} E_g^{3/2}}{3\hbar}\right)$$


$$m \approx 0.7m_r^* \left(\frac{\phi_b}{E_g}\right)^2$$

# Steep SS device ideas


## 1 2D TFETs




## 2 Nitride TFETs



## 3 Dielectric engineered TFET



## 4 Dynamic band gap FET




### Publications

Atomistic Simulation of GaN/InN/GaN Tunnel FETs  
Hesameddin Ilatikhameneh, Saima Sharmin, Rajib Rahman, Gerhard Klimeck

### Polarization-Engineered III-Nitride Heterojunction Tunnel Field-Effect Transistors

WENJUN LI<sup>1</sup>, SAIMA SHARMIN<sup>2</sup>, HESAMEDDIN ILATIKHAMENEH<sup>2</sup>, RAJIB RAHMAN<sup>2</sup>, YEQING LU<sup>3</sup>, JINGSHAN WANG<sup>1</sup>, XIAODONG YAN<sup>1</sup>, ALAN SEABAUGH<sup>1</sup> (Fellow, IEEE), GERHARD KLIMECK<sup>2</sup> (Fellow, IEEE), DEBDEEP JENA<sup>1</sup> (Senior Member, IEEE), AND PATRICK FAY<sup>1</sup> (Senior Member, IEEE)

## 5 Electrically doped BLG TFET




# Steep SS device ideas: Dynamic bandgap FET

## Illustration


## Comments

Bandgap tuning by E field




- Top & bottom gates with opposite voltages → E field

Bandgap change



- Increase in electric field → Decrease in  $E_g$

Reason




- Potential difference between 2 layers → band gap change

# Steep SS device ideas: Dynamic bandgap FET


Can we use dynamic band gap to make device steeper?

- Only if the rate of change in band gap is high enough.
- This condition is not satisfied in BLG and TMDs

Structure




Bandgap modulation of Bilayer MoS<sub>2</sub>




Future work proposal:

Use dynamic band gap in **Tunnel FET** to obtain higher ON-current




# Steep SS device ideas


## 1 2D TFETs




## 2 Nitride TFETs




## 3 Dielectric engineered TFET



## 4 Dynamic band gap FET




## 5 Electrically doped BLG TFET




# Steep SS device ideas:

Prior art: BLG FET


Structure



Band gap opening




I-V



F. Chen


00

## Band diagrams




# Working Principle


Low Structure



IV



Electrically reconfigurable to N-TFET (p-i-n) and P-TFET (n-i-p)





## Ideas:

### 1) How to increase ON-current of TFETs?

Increase electric field by

- a) Internal polarization
- b) 2D channel material
- c) dielectric engineering

Or use dynamic band gap


# Channel material: Transition metal dichalcogenide

Chemical formula:  $MX_2$   
 $MoS_2, WSe_2$

H	$MX_2$ M = Transition metal X = Chalcogen																He
Li	Be											B	C	N	O	F	Ne
Na	Mg	3	4	5	6	7	8	9	10	11	12	Al	Si	P	S	Cl	Ar
K	Ca	Sc	Ti	V	Cr	Mn	Fe	Co	Ni	Cu	Zn	Ga	Ge	As	Se	Br	Kr
Rb	Sr	Y	Zr	Nb	Mo	Tc	Ru	Rh	Pd	Ag	Cd	In	Sn	Sb	Te	I	Xe
Cs	Ba	La-Lu	Hf	Ta	W	Re	Os	Ir	Pt	Au	Hg	Tl	Pb	Bi	Po	At	Rn
Fr	Ra	Ac-Lr	Rf	Db	Sg	Bh	Hs	Mt	Ds	Rg	Cn	Uut	Fl	Uup	Lv	Uus	Uuo

Nature Chemistry 5, 263–275 (2013)


Crystal structure: Hexagonal



## Transition Metal Dichalcogenides (TMD)

### Fabrication technique

- Exfoliation (scotch tape)



### Promises


- Good gate control
- Low interface traps, roughness, dangling bonds.

Performance of TMD TFETs




# Methods to create tunnel junction

## 1) PN junction




## 2) Conventional Tunnel transistor



Gate induced N-doped region


## 3) Electrically doped tunnel FET



Gate induced P-doped & N-doped regions


# Methods to create tunnel junction

## 1) Chemically doped



- Tunnel junction is between
- Highly doped source
  - Channel


## 2) Electrically doped



- Tunnel junction is between
- Gate1
  - Gate2 (fixed potential)

# Previous works on TMD TFETs

## Previous works



## Results


### Key messages

- Thin channel is enough for high performance.
- Channel material is NOT an important factor.
- $I_{ON} > 150 \mu A/\mu m$  for almost all TMDs.

### Method

- Non-self-consistent WKB simulation
- Source junction is neglected in the modeling.

$I_d$ - $V_g$  of different TMDs




$V_{dd} = 0.1V$


## Monolayer Transition Metal Dichalcogenide Channel-Based Tunnel Transistor

Ram Krishna Ghosh and Santanu Mahapatra, *Senior Member, IEEE*

**Abstract**—We investigate the gate controlled direct band-to-band tunneling (BTBT) current in monolayer transition-metal dichalcogenide (MX<sub>2</sub>) channel-based tunnel field effect transistor (TFET). Five MX<sub>2</sub> materials (MoS<sub>2</sub>, MoSe<sub>2</sub>, MoTe<sub>2</sub>, WS<sub>2</sub>, WSe<sub>2</sub>) in their 2-D sheet forms are considered for this purpose. We first study the real and imaginary band structure of those MX<sub>2</sub> materials by density-functional theory (DFT), which is then used to evaluate the gate-controlled current under the Wentzel-Kramers-Brillouin (WKB) approximation. It is shown that all five MX<sub>2</sub> support direct BTBT in their monolayer sheet forms and offer an average ON current and subthreshold slope of 150  $\mu A/\mu m$  (at  $V_d = 0.1V$ ) and 4 mV/dec, respectively. Furthermore, we also demonstrate the strain effect on the complex band structures and the performances of MX<sub>2</sub> based TFETs. It is



# Atomistic simulation of chemically doped TMD TFETs



Atomistic simulation

Results

## Key messages

- Thin channel is **NOT** enough for high performance.
- Channel material **is** an important factor.
- $I_{ON} < 150 \mu A/\mu m$  for almost all TMDs.


## Simulation method

- Self-consistent Poisson-NEGF simulation
- Full band  $sp^3d^5$  2<sup>nd</sup> nearest neighbor tight binding

**Tunnel Field-Effect Transistors  
in 2-D Transition Metal  
Dichalcogenide Materials**

HESAMEDDIN ILATIKHAMENEH<sup>1</sup>, YAOHUA TAN<sup>1</sup>, BOZIDAR NOVAKOVIC<sup>1</sup>,  
GERHARD KLIMECK<sup>1</sup>, RAJIB RAHMAN<sup>1</sup>, AND JOERG APPENZELLER<sup>2</sup>

$I_d$ - $V_g$  of different TMDs



$V_{dd} = 0.5V$

# Old vs. new analytic potentials


What was wrong in the previous analytic WKB models?

R. Salazar

Correct potential + WKB  $\rightarrow$  NEGF results

Old analytic profile

New analytic profile



Illustration

Comments

- Bending distance in tunnel junction is due to  $\lambda$

Underestimation of tunneling distance  $\Lambda$

- Both depletion width of source ( $W_D$ ) and  $\lambda$  are important.

# Old vs. new analytic potentials

## Comparison with NEGF + 3D Poisson

WKB + old potential vs. SCF NEGF



WKB + new potential vs. SCF NEGF

Old analytic profile

New analytic profile

Illustration

Band diagrams



Comments

- Bending distance in tunnel junction is due to  $\lambda$

- Good match all over the device.




# New analytic model


## Comparison with NEGF + 3D Poisson

WKB + new potential vs. SCF NEGF


Modeling domain



Impact of doping on potential



Impact of doping on I-V



- InAs nanowire
- $L_{ch} = 15 \text{ nm}$
- Diameter  $\sim 4 \text{ nm}$

WKB + new analytic potential

- matches the NEGF results well
- captures the effect of doping accurately


A New Compact Model For High-Performance Tunneling-Field Effect Transistors

Ramon B. Salazar<sup>\*</sup>, Hesameddin Ilatikhameneh<sup>\*</sup>, Rajib Rahman<sup>†</sup>, Gerhard Klimeck<sup>†</sup>, and Joerg Appenzeller<sup>§</sup>

<sup>\*</sup> These two authors contributed equally to this work.

# Performance boosters for TMD TFETs

## Analysis of performance boosters




$W_D$

- $W_D = \text{function}(N_D)$

$\lambda$

- $\lambda = \text{function}(EOT)$



Design Rules for High Performance Tunnel Transistors from 2D Materials


# Chemically doped TFETs

## Non-idealities

### Future work proposal:


Systematic study of non-idealities such as atomistic dopants:

#### Uniform doping



All source atoms have same doping charge

#### Atomistic doping



Random dopants

Previously, effect of edge roughness on performance is studied.

SISPAD 2002. pp. 87-90. IEEE, 2002.

# Chemically doped TFETs


## Non-idealities

Future work proposal


Previous works: roughness in graphene nano-ribbons

Edge roughness creates local states inside the band gap


Structure



LDOS




Impact on IV



Appl. Phys. Lett. 104, 243113 (2014)


# Methods to create tunnel junction

## 1) Chemically doped



Tunnel junction is between  
 a) Highly doped source  
 b) Channel


## 2) Electrically doped




**Advantage:**  
 No dopant states within the bandgap  
 → Good OFF-state performance

# Expectations from electrically doped TFETs

## 1) Chemically doped




## 2) Electrically doped



## Performance analysis



- a)  $\lambda = f(\text{EOT} \propto t_{\text{ox}}/\epsilon_{\text{ox}})$
- b)  $W_D = f(N_D)$

**Advantage:**  
Increase  $\epsilon_{\text{ox}}$  without  
reducing  $t_{\text{ox}} \rightarrow$  better  
performance




## Prediction:

a)  $\lambda = f(\text{EOT}) ?$



# Electrically Doped TFET (ED-TFET)



**Oxide thickness is the major factor**



# Electrically doped TFETs

## $\epsilon_{ox}$ versus thickness of oxide

Oxide thickness is the major factor

Illustration

Oxide  $\epsilon$  | Oxide thickness



Comments

- Independence of performance from oxide  $\epsilon$

- Strong dependence of performance on oxide thickness

SISPAD 2015  
 Electrically Doped  $WTe_2$  Tunnel Transistors  
 Hesameddin Ilatikhameneh, Rajib Rahman, Joerg Appenzeller, and Gerhard Klimeck




~~$\lambda = f(\text{EOT} \propto t_{\text{ox}}/\epsilon_{\text{ox}})$~~

- Old scaling theory fails
- Need a new scaling theory

## Potential profile

$$V(x) = \frac{V_1 - V_2}{2} \exp\left(-\frac{(x - x_M)}{\lambda_{new}}\right) + V_2$$



## Scaling theory

Electrically doped TFETs (New)

$$\lambda_{new} \approx \frac{2t_{ox}}{\pi} = f(t_{ox})$$

Chemically doped TFETs (Old)

$$\lambda_{old} \approx \sqrt{\frac{1}{2} \frac{t_{ox}}{\epsilon_{ox}} \epsilon_{ch} t_{ch}} = f(EOT \propto \frac{t_{ox}}{\epsilon_{ox}})$$

**Analytic model confirms:  
oxide thickness is major factor**



# Scaling Theory of Electrically Doped 2D Transistors

# Electrically Doped TFETs


## Problem

## Solution



Structure



Thin oxide



Thick oxide



(b)  $\epsilon_{top} = \epsilon_{bot}$

(c)  $\epsilon_{top} = 10 \epsilon_{bot}$

- Width of potential spread  $\sim T_{tot}$

- Width of potential spread  $\sim t_{top}$


# Future work

## Future work proposal:


Simulation and analysis of device structures closer to the experimental setups  
(experiments by A. Prakash and T. Shen)

- 1) Contacts on top (not side) of 2D material
- 2) Strained channels

### Simulation: side contacts



### Experiment: contacts on top of channel



## Electrically Doped TFETs:


- **Advantages:**
  - No chemical doping  $\rightarrow$  Less dopant states
- **Main challenge:**
  - $\lambda = f(t_{ox}) \rightarrow$  Higher  $\epsilon_{ox}$  doesn't help.
- **Solution:**
  - DE-TFET

## Dielectric Engineered TFET (DE-TFET)


# DE-TFET vs ED-TFET

Conventional  
Electrically doped  
**(ED-TFET)**

## Structure



Dielectric engineered  
**(DE-TFET)**




# Dielectric Engineered TFET (DE-TFET) Idea


## Illustration

## Comments

Structure



Electric field amplification




- Combination of low-k and high-k dielectrics

$$\epsilon_1 E_1 = \epsilon_2 E_2$$

$$\epsilon_2 \ll \epsilon_1 \rightarrow E_2 \gg E_1$$


Result



- High electric field at the tunnel junction





# Dielectric Engineered TFET (DE-TFET) Idea



• Possible gain in electric field in DE-TFETs

## DE-TFET: High performance steep transistor

### Structure Atomistic simulation results



Is having high performance enough?

No, we need small sensitivity to device parameters

- Monolayer WTe<sub>2</sub> channel
- Gate2 = 1V (fixed)
- Low-k = air gap
- High-k = HfO<sub>2</sub>




- I<sub>ON</sub> is in the same level as ultra-scaled MOSFETs.
- SS = 16 mV/dec
- No chemical doping or heterostructure → No dopant or interface state

# Dielectric Engineered TFET (DE-TFET) Sensitivity

DE-TFET: Less sensitivity to the device dimensions

Structure

Atomistic simulation: sensitivity



- Monolayer  $WTe_2$  channel
- Gate2 = 1V (fixed)
- Low-k = air gap
- High-k =  $HfO_2$

- Less sensitivity to spacing and thickness of oxide compared to ED-TFETs



Submitted to IEEE EDL  
**Dielectric Engineered Tunnel Field-Effect Transistor**  
 Hesameddin Ilatikhameneh, Tarek A. Ameen, Gerhard Klimeck, Joerg Appenzeller, and Rajib Rahman

### Analytical model

Electrically Doped TFET

DE-TFET

Simplified Structure



$E_c$


Equivalent circuit

# DE-TFET


## Analytic modeling

### Potential profile

Simplified Structure



### Numerical vs Analytic potential




Equivalent circuit


• Good match

# Electrically doped TFETs Performance boosters

## Analysis of performance boosters



Device design



$\lambda$

- $\lambda = \text{function}(t_{ox}, S, \epsilon_S)$

Design Rules for High Performance Tunnel Transistors from 2D Materials

# DE-TFETs

## Future work

Mehdi Salmani

### Future work proposal for DE-TFET:


- 1) **Optimize the device:**
  - For low  $V_{dd}$  applications
  - Find the best channel material and geometry (e.g. nanowires)
- 2) **Provide a road-map:**
  - Make a generation of optimized DE-TFETs ( $L_{ch} = 15\text{nm}$  to  $L_{ch} = 5\text{nm}$ )

IEEE TRANSACTIONS ON NANOTECHNOLOGY, VOL. 14, NO. 2, MARCH 2015

### Design Guidelines for Sub-12 nm Nanowire MOSFETs


Mehdi Salmani-Jelodar, *Student Member, IEEE*, Saumitra R. Mehrotra, *Member, IEEE*, Hesameddin Ilatikhameneh, *Student Member, IEEE*, and Gerhard Klimeck, *Fellow, IEEE*

DE-TFETs




# Summary

## Atomistic modeling




## Corrected $U(x) +$ WKB




$$T^{Elliptic} = \exp\left(-\frac{\pi}{qF} \frac{\sqrt{m_r^*} E_g^{3/2}}{2\hbar}\right)$$

## Develop Scaling theory

$$\lambda_{new} \approx \frac{2t_{ox}}{\pi} = f(t_{ox})$$



## Propose New devices



## Other works:

## Strain + Phonons

T. Ameen  
K. Miao

## Quantum transport + tunneling

B. Novakovich  
A. Ajoy  
NEMO5 team

## Generic Mode-space

J. Huang




## Backup Slides

TABLE I  
MAXIMUM BREAKDOWN FIELD  $E_{BM}$  AND BANDGAP  $E_g$  OF THE SEMICONDUCTORS IN FIGURE 1 (T = 300 K)

Material [Data source]	InSb [7]	InAs [7]	GaSb [7]	Ge [7]	Si [7]	GaAs [11]	InP [7]	AlAs [9]	GaP [7]	SiC[7]			CdS	GaN [7]
										3C	6H	4H		
$E_g$ (eV)	0.17	0.354	0.726	0.67	1.11	1.43	1.34	2.17	2.26	2.36	3.0	3.23	2.42 [8]	3.37
$E_{BM}$ (MV/cm)	0.001	0.04	0.05	0.1	0.3	0.6	0.5	0.6	1.0	1.0	5	5	1.8 [10]	5

Appl. Phys. Lett. 105, 083508 (2014)





Parameter	Symbol	Constant Field Scaling	Constant Voltage Scaling	Constant Voltage Scaling with velocity saturation
Gate length	$L$	$1/\alpha$	$1/\alpha$	$1/\alpha$
Gate width	$W$	$1/\alpha$	$1/\alpha$	$1/\alpha$
Field	$\mathcal{E}$	1	$\alpha$	$\alpha$
Oxide thickness	$t_{ox}$	$1/\alpha$	$1/\alpha$	$1/\alpha$
Substrate doping	$N_a$	$\alpha^2$	$\alpha^2$	$\alpha^2$
Gate capacitance	$C_G$	$1/\alpha$	$1/\alpha$	$1/\alpha$
Oxide capacitance	$C_{ox}$	$\alpha$	$\alpha$	$\alpha$
Transit time	$t_r$	$1/\alpha^2$	$1/\alpha^2$	$1/\alpha$
Transit frequency	$f_T$	$\alpha$	$\alpha^2$	$\alpha$
Voltage	$V$	$1/\alpha$	1	1
Current	$I$	$1/\alpha$	$\alpha$	1
Power	$P$	$1/\alpha^2$	$\alpha$	1
Power-delay	$P \Delta t$	$1/\alpha^3$	$1/\alpha$	$1/\alpha$

Materials 2014, 7(4), 2913-2944; doi:[10.3390/ma7042913](https://doi.org/10.3390/ma7042913) Review

## Emerging Applications for High K Materials in VLSI Technology Robert D. Clark

TEL Technology Center, America, LLC, NanoFab South 3








# Quantum transport: 1) device optimization

Simulation of III-V HEMTs → Match with experiment  
→ Fast optimization


## Device structure



## Match w/ experiment




## Optimization



# Agenda

## Introduction

- 1) Motivation for steep transistors
- 2) Requirements for steep tunnel transistors



## Atomistic quantum transport simulation

- 1) Device geometry optimization
- 2) Scattering impact
- 3) Verify and extend analytic models



## Tunnel transistors

- 1) III-V materials
- 2) 2D materials
- 3) Best materials for scaling challenge

# Challenge of broken gap III-V TFETs



## Solution: Nitride Hetero-structure

### ON: Tunneling through small gap InN



ON-state

### OFF: Tunneling through large gap GaN




Low DOS available  
OFF-state

Polarization-Engineered III-Nitride  
Heterojunction Tunnel  
Field-Effect Transistors

# Solution: Nitride Heterostructure TFETs

Why  $SS < 60$  mV/dec can be achieved in Nitride TFETs?


## Device structure




**Reduced thermionic injection**

## Atomistic simulation results

Transmission



I-V






# Quantum transport: 2) Important physics


Question: Does scattering affect the performance of TFET?

Homojunction  
TFET

Device structure – band diagram



Output



Scattering has NO impact on homojunction TFETs w/ direct gap materials.

JOURNAL OF APPLIED PHYSICS 107, 084507 (2010)

Simulation of nanowire tunneling transistors: From the Wentzel–Kramers–Brillouin approximation to full-band phonon-assisted tunneling  
Mathieu Luisier<sup>a)</sup> and Gerard Klimeck