

Multi-scale simulations for high performance low power nanoelectronic devices

Zhengping Jiang

Network for Computational Nanotechnology (NCN)

Electrical and Computer Engineering


jiang32@purdue.edu

PURDUE
UNIVERSITY


- Scaling of MOSFET
 - » Impact
 - » Improve electrostatics, increase mobility, reduce leakage
- Device design beyond MOSFET
 - » Motivations
 - » Challenges
- Multi-scale simulations
 - » TFET
 - » Piezoelectronic Transistor
 - » CBRAM
 - » Cu grain boundary
- Summary




<http://www.nydailynews.com/news/world/check-contrasting-pics-st-peter-square-article-1.1288700>
<http://abc7ny.com/entertainment/marty-mcfly-and-doc-brown-time-travel-to-jimmy-kimmel-live/1045057/>




2003
90nm




2005
65nm



2007
45nm



2009
32nm



2011
22nm

Personal
Electronics



data center
HPC

Google data center
(<http://www.google.com/about/datacenters/gallery/#/all/20>)


HPC Tianhe-2
<http://bit.ly/11fwqLq>



Scaling of transistor has changed our life style!


- Short channel effects
- Tunneling
- Mobility degradation
- ...

- Increase sub-threshold slope
- On-current reduction
- ...




<http://www.semiwiki.com/forum/content/attachments/6084d1359678676-intel-processor-power.jpg>

Figure 2: The growing power density (measured in W/cm2) of Intel's microchip processor families. (Source: Intel)





MOSFET: improve electrostatics, increase mobility, reduce leakage → **continue Moore's Law**


Fundamental limitation of MOSFET



MOSFET: voltage controls channel resistance




Thermionic emission




$V_g: 60\text{mV}$
Conductance:
10X

60mV/dec SS is the fundamental limitation of MOSFET


Motivations: Reduce supply voltage (V_d)



60mV/dec SS is the fundamental limitation of MOSFET




Reduce $V_d \rightarrow$ higher leakage current



Low SS \rightarrow low supply voltage


Beyond MOSFET (1): How to design transistors with **SS < 60mV/dec.**

Power breakdown in a server




Source: Intel Labs, 2008

Memory consumes large portion of power.



ITRS – 2011 edition

Interconnect resistance increases at smaller linewidth.




2004, Nir Magen, Intel

<http://lp-hp.com/pangrle/files/2011/09/barry1.png>

Beyond MOSFET (2): Design **new memory cell** and reduce **interconnect** resistance.

Multi-scale devices


Match experiments
Predict performance





Optimization
Scaling trend



Device prototype
Model validation



New material
Basic physics



Multi-scale modeling

Continuous medium approximations

Examples: Classical elasticity, effective mass

Atomistic “semi-empirical” methods

Parameterized Hamiltonians

Example: Inter-atomic potentials, empirical tight-binding

“Ab initio” methods

A few adjustable parameters


Example: Density Functional Theory (DFT)

Source: http://inac.cea.fr/sp2m/L_Sim/TB_Sim/index.html

Choose **right** model for predictive simulation.


Multi-scale devices

Match experiments
Predict performance



Optimization
Scaling trend


Real device



Device prototype
Model validation

Atomistic (Transport)

New material
Basic physics



minutes

hours

days

Multi-scale modeling

Continuous medium approximations

Examples: Classical elasticity, effective mass

Atomistic “semi-empirical” methods

Parameterized Hamiltonians

Example: Inter-atomic potentials, empirical tight-binding

“Ab initio” methods


A few adjustable parameters

Example: Density Functional Theory (DFT)

Source: http://linac.cea.fr/sp2m/L_Sim/TR_Sim/index.html


Simulation is limited by computational resources.
Think of **accuracy / efficiency** trade-off.

(1) Low SS transistors I




p-n vertical TFET - top gated


(2) Low SS transistors II



(3) New Memory




(4) Interconnect




(1) Low SS transistors I

p+AlGaSb 40 nm
p+GaSb 30 nm
Al₂O₃ 6 nm
n+InAs 30 nm




How to use multi-scale modeling to study new materials and explore new designs beyond MOSFET.

(2) L




How could multi-scale approaches reduce computational requirements / improve accuracy.

(3) New Memory



MOSFET: voltage controls channel resistance



Motivation: control the energy of current-carrying carriers.


InAs MOSFET




InAs TFET




Density of states




Off-state current density






Density of states



Off-state current density




Off current of TFET is not limited by thermionic emission.
SS of TFET could be smaller than 60mV/dec.



Design nTFET to maximize current from source-channel junction.


WKB approximation:

$$T_{WKB}^{1D} = \exp\left(-\frac{4\sqrt{2m_r^*} E_G^{3/2}}{3q\hbar\xi}\right)$$




Small bandgap (E_G)
 Small effective mass (m_r^*)
 Steep doping profile (ξ)

Homo-junction






Hetero-junction




Small band overlap or even zero overlap could be achieved in hetero-junction.

Top-gated TFET could provide record high on-current [1,2].



p-n vertical TFET - top gated



Air bridge: terminate leakage current


1. Heterogeneous: Source/channel made from GaSb/InAs (E_G)
2. Vertical gate: increase tunneling area and electric field (ξ)
3. Include air bridge at drain contact: reduce leakage

[1]R. Li, Y


[2]Li, R., I

Objective: Explore the scaling limit of top-gated TFET with quantum transport simulations.

Real device is too big for quantum transport simulations!




(1) W_G is huge (3D) \rightarrow Periodic (2D).




n-n vertical TFET - top gated

(2) W_S is long \rightarrow no lateral confinement
Reduce length of W_S .




(3) T_S is large \rightarrow equilibrium reservoir.
Carrier injection vertical to gate.
Large $W_S \rightarrow$ Reduce confinement.



$W_{\text{GaSb}} = 10\text{nm}$


Normal NW-TFET simulation

GaSb-InAs nanowire TFET



- Homogeneous structure → Same matrix size for all slabs.
- Similar properties for all slabs.
- Source and drain in the same direction → Easy RGF implementation.

L-shape TFET simulation




- Inhomogeneous structure → Different matrix sizes require **general** RGF.
- Variation of local band profile → Bad **convergence** for ballistic simulations.
- Source and drain in different directions → Complicated slab **connectivity** requires smart **repartition** solver.

Non-trivial task to simulate L-shaped geometry!
Generalized geometry construction and NEGF solver required.

Challenges: Modeling efficiency and accuracy

Two common methods for electronic device simulation:



Semiclassical density:

- Quasi-equilibrium
- No spatial correlation

Quantum density:

- Atomistic
- Spatial correlated

Drift-Diffusion+WKB:

- Tunneling: Fitting parameters

NEGF:

- Bandstructure effects
- Quantum tunneling

Fast


Accuracy

Propose a method to combine two approaches.

Method:

- Drift Diffusion density for electrostatic potential (similar to TCAD)
 - Extracting band edges & DOS mass from full band calculation
- NEGF transport on top of Semiclassical potential


- Semiclassical density with corrected parameters well describes electrostatics.
- Tunneling captured by NEGF
- Low numerical load, very fast




Method:

- Drift Diffusion density for electrostatic potential (similar to TCAD)
 - Extracting band edges & DOS mass from full band calculation
- NEGF transport on top of Semiclassical potential

Example: GaSb-InAs nanowire TFET





I-V characteristic of GaSb-InAs TFET



Our methods are proved to be fast and with high accuracy for TFET simulations.

Objectives:

- Optimize design of top gated TFETs for low SS.
- Explore scaling limits of top gated TFETs.
- Evaluation the accuracy of transport models.




Methods:



- Drift-Diffusion potential + NEGF.
- Drift-Diffusion + dynamic non-local band to band tunneling model (Synopsys TCAD).

Results:

- Extract confined bandgap and density of states effective mass.
- Similar electrostatic potential from different models.

Band profile at different bias conditions





Results:

- Undercut length is important to reduce leakage.
- TCAD underestimate leakage current. TCAD does not include all tunneling paths due to the complexity of geometry.
- NEGF predicts more accurate scaling limit for top-gated TFET.
- Reduce simulation time compared with full self-consistent simulations.


- Top-gated TFETs improve TFET performance
 - » Heterojunction: InAs/GaSb
 - » Enhanced gate control: top-gate TFET
- Scaling of top-gated TFET is ultimately limited by undercut length.
- Drift-Diffusion potential + NEGF gives efficient and accurate evaluation of TFET performance.

(1) Low SS transistors I


- Energy filtering
- Full band bandstructure → effective mass, E_g
- Drift – Diffusion + NEGF
- Improve efficiency

p-n vertical TFET - top gated


(2) Low SS transistors II



(3) New Memory





(4) Interconnect




(2) Low SS transistors: transduction

MOSFET barrier controls channel resistance:



Electric Signal Electric Signal




Transduction


From electric to other energy forms

Motivation: energy transduction.


Piezoelectronic Transistor (PET)



Properties of PE and PR enable **internal transduction** of acoustic and electrical signals.




Voltage applied on Gate – Common terminals:
 Deformation inside PE channel
Electrical → Acoustic




How does acoustic signal improve conductance?

Mechanical and Electrical Features



Transduction
From electric to other energy forms


Small Volume Change → Big Resistivity Change in PR (>10× per 60mV gate voltage) - Metal-Insulator Transition





Phys. Rev. Lett. 25, 1430 (1970)

Need to understand the conductance change inside **SmX** (X=Se, Te).

D. M. Newns, B. G. Elmegreen, X. H. Liu and G. J. Martyna, *Advanced Materials* (2012).





f-electron band
New Ev




DFT+U with f-band is too expensive for transport study.
Need to parameterize MIT in tight-binding.

Calculation with GGA+U

DFT density of states:



f-electron splitting due to strong correlation



SmSe: DFT bandstructure

DFT decomposition: DOS into angular momentum

- Se p-orbital: lower valence band
- Sm d-orbital: conduction band
- Sm f-orbital: top valence band
- Splitting of f-orbital: covered through SO coupling
- Pure orbital bands: 2nd nearest neighbor interaction

Require 2NN TB model: $sp^3d^5f^7s^* + SO$

Challenges

Include f-orbitals →

1. Matrix size increase by 7
2. More parameters:
 - 16 onsite + SO
 - 39 1NN two center integral
 - 50 2NN two center integral
 - 82 strain parameters



Difficulty for fitting →

1. Increase computational burden, time for fitness function evaluation.
2. Too much degrees of freedom

Divide and conquer!






Get **initial value** from direct mapping of DFT Hamiltonian to TB Hamiltonian

Optimize sub-groups of parameters with fitting targets on certain bands. e.g. Se-p/Se-p related parameters for lower valence bands


Adjust fitting targets according to wavefunction angular momentum decomposition, crystal field theory, crystal symmetry, etc.

Physical insights from DFT and basic crystal field theory required for TB parameterization.

Bandstructure without strain



Energy range most relevant to transport



Parameter fitted to band structure of hydrostatic strain and applied to clamped (uniaxial) strain with no modification.

Bandgap is closing with strain in linear trend
TB matches DFT trend!

- DFT+U used for bandstructure
 - » strong electron-electron interaction of f-electrons.
- Splitting of f-bands → spin-orbit splitting in tight-binding
- Metal-insulator transition in SmSe is due to band shifting in conduction band.
- Quantum transport simulation
 - » Scaling of PET will be limited by tunneling current in PR

(1) Low SS transistors I

- Energy filtering
- Full band bandstructure → effective mass
- Drift – Diffusion + NEGF
- Improve efficiency


p-n vertical TFET - top gated

(2) Low SS transistors II


- Transduction
- Parameterization of new material
- DFT+U → empirical tight binding




(3) New Memory



(4) Interconnect






Proposed storage class memory: Conductive-Bridging RAM (CBRAM)


- Highly scalable:
 - » Simple geometry
 - » 20 nm – 30 nm in diameter demonstrated
- Low operation voltage:
 - » CBRAM 1~2V
 - e.g. Flash memory: programming voltage more than 10V, read voltage ~2V
- High speed:
 - » Program/erase speed depends on SET voltage (ns)
 - e.g. Flash memory 1us to 1ms
 - » Read speed: 1~10 ns
 - e.g. comparable to DRAM/SRAM

Counter electrode (Cu)




Active electrode (Cu)

CBRAM meets the requirements for high speed and high scalability.



CBRAM has simple geometry, but complicated reduction and oxidation reactions in electrode.




After set stage, a conical shape filament is formed and it is thicker at the active electrode, consistent with microscopy observations in larger cells.

Nicolas Onofrio, David Guzman & Alejandro Strachan. Nature Materials 14, 440–446 (2015) doi:10.1038/nmat4221
 Yuchao Yang, Peng Gao, Siddharth Gaba, Ting Chang, Xiaoqing Pan, and Wei Lu. Nature communication, 3, Mar 2012.

Experimental evidences show current is carried by nanoscale metal filaments in CBRAM

No direct observation in a **nanowire** cell:


- minimal cell size?
- parasitic tunneling current?



D. Lee et al. IEDM 2006

Observed filaments in thin films.

Lu et al. Nature Comm. 3, 732 (2012)



Simulation challenges:


- Modeling of electrochemical process
- Quantum transport in a disordered system
- Many atoms – heavy computations

Multi-physics atomistic simulations

- DFT: **Parameterization for Tight Binding method**
 - » Properties of certain materials
 - » System with small number of atoms
- Molecular Dynamics: **Atom position and Mulliken charge**
 - » ReaxFF –force field for chemical reaction
- Environment-dependent Semi-Empirical Tight Binding*: **Electric current**
 - » Parameters depend on distances between neighbors

*G. Hegde, et al. J. Appl. Phys. 115, 123704 (2014)


Molecular dynamics




LAMMPS

The Poisson equation


fem mesh 45x45x45



electrostatic potential




Quantum transport




NEMO5

SiO₂ Electrolyte



Cu Electrode





Band structures for SiO₂ and Cu can be reproduced by the empirical tight binding (TB) method with *s*, *p* and *d* orbitals.

- Formation of Cu filament is simulated by MD with ReaxFF potential

t=0ns



t=0.25ns





t=0.5ns

[Å]

t=1ns



Conducting bridge with a few atoms are formed at ~ 1ns.



Transmission at this energy range contributes to final current.

Current ON/OFF ratio of $I(t_0=0ps)/I(t_1=250ps) = 195$ is predicted.
Represents stable "0" and "1" states.

- CBRAM is a potentially promising storage class memory
- Simulation of CBRAM requires different models
 - » Electrochemical process
 - » Quantum transport
- Solution:
 - » Multi-scale simulation (Density Functional theory, Molecular Dynamics, Tight Binding)

(1) Low SS transistors I

- Energy filtering
- Full band bandstructure → effective mass
- Drift – Diffusion + NEGF
- Improve efficiency

p-n vertical TFET - top gated


(2) Low SS transistors II

- Transduction
- Parameterization of new material
- DFT+U → empirical tight binding




(3) New Memory

- DFT → empirical tight binding
- MD + NEGF



(4) Interconnect



Size matters





Figure From Infineon



14




International Technology Roadmap for Semiconductors


2008 ITRS Summer Conference SEMICON San Francisco DRAFT - DO NOT PUBLISH

Surface and grain boundary (GB) scatterings are important!

Micrograph of Real Grains



Computer Generated Grains




GB could be characterized by relative rotation of neighboring grains:

→ **Rotation axis and angle.**

Grain boundary is a type of defects in crystals.

Example: Coincident Site Lattice

New supercell after rotation contains 5 times area of original one → S5 relationship




Red and Green lattices coincide after rotation of 36.9°

Coincident site lattices have lower energy.
Lower energy → preferable in real materials.


- I. Resistivity of **coincident site lattice** grain boundaries
 - » Geometry: single coherent grain boundary
 - » Benchmark with DFT, Extended Hückel and experimental resistivity
 - » Validation of tight binding parameterization
- II. Simple grain boundary
 - » Geometry: **2D** and **3D** double grain boundaries
 - » Study effects of rotation angle
- III. General grain boundaries
 - » Geometry: Copper **nanowire**
 - » Realistic grain geometries
 - » Random rotation angle

I. Method: Extract single GB resistivity


$\Sigma 17a$ single grain boundary




Single GB
 R_s



lead






device



lead

Bulk Cu
 R



$$\text{GB resistivity: } R_{GB} = R_s - R$$

Single GB is used to characterize GB resistivity.

Objectives:

- Test accuracy of empirical tight binding (ETB) model for grain boundary resistivity.
- Test geometry relaxation of copper grain boundary with EAM potential.



Methods:

- Energy minimization with EAM potential
- Empirical tight binding parameterization
- NEGF

Results:

- ETB gives good matching with DFT, EHT for single grain boundary resistivity.
- Speed-up.
- Possibility to model realistic geometry with ETB.

Relaxation by energy minimization with EAM



	Resistivity ($10^{-12} \Omega\text{-cm}^2$)		
	DFT(exp.)*	ETB 2NN	EHT 3NN
$\Sigma 3$	0.158 / 0.148 / 0.155 / 0.202 (0.17)	0.116	0.248
$\Sigma 5$	1.49 / 1.885	1.28	0.997
$\Sigma 9$	1.75	1.49	1.008
$\Sigma 11$	0.75	0.715	0.574
$\Sigma 13a$	2.41	2.272	1.368
$\Sigma 17a$	2.01	1.916	1.15

*M. César, et al., *Physical Review Applied*, vol. 2, p. 044007, 2014.

Objectives:


- Study effects of misorientation angle on grain boundary resistance

Methods:

- Energy minimization with EAM potential
- Empirical tight binding parameterization
- NEGF
- Construct 2D grains with tilt grain boundary along $\langle 110 \rangle$ Cu wire.
- Construct 3D grains with twist grain boundary along $\langle 110 \rangle$ Cu wire.

Results:

- Low angle grain boundaries ($\theta < 15$ degrees) has lower resistance than high angle grain boundaries.
- Calculated trend matches with expectation.



Objectives:






- Study impacts of general grain boundaries on interconnects resistance.
- Study effects of grain shapes on interconnects resistance.

Methods:

- Empirical tight binding parameterization
- Random grain generation: Voronoi diagram
- Energy minimization with EAM potential
- NEGF
- General misorientation = tilt + twist

Results:

- Resistance of interconnect is dominated by misorientation of grains.
- Resistance is proportional to number of grain boundaries.



- Properties of GBs
 - » Coherent grain boundary gives small GB resistivity.
 - » Low angle grain boundary gives small GB resistivity.
- Energy minimization with EAM potential + ETB-NEGF gives similar accuracy in single grain boundary calculations as DFT-NEGF
- With ETB, it is possible to simulate more realistic interconnect structures with multiple grain boundaries.

(1) Low SS transistors I


- Energy filtering
- Full band bandstructure → effective mass
- Drift – Diffusion + NEGF
- Improve efficiency

(2) Low SS transistors II

- Transduction
- Parameterization of new material
- DFT+U → empirical tight binding

(3) New Memory

- DFT → empirical tight binding
- MD + NEGF



(4) Interconnect

- Relaxation by EAM compared with DFT
- TB-NEGF compared with DFT and EHT
- Large scale simulation

- Tight-binding is powerful model to bridge “continuous” and “*ab-initio*” world
 - » Accuracy
 - » Flexibility
 - » Computational burden
- There is no single model fits all situations
 - » Physical insights are required when using different models
 - » Benchmark between different models are important
- Multi-scale modeling study on low power devices
 - » TFET
 - » PET
 - » CBRAM
 - » Grain boundary

Multi-scale simulation are critical for making predictive designs

Committee member:

Prof. Klimeck, Prof. Strachan, Prof. Povolotskyi, Prof. Chen, Prof . Boykin (UAH)

Dr. H-H Park, Prof. T. Kubis, Dr. D. Nikonov, Dr. S. Steiger,
Dr. J. Fonseca, Dr. B. Novakovic, Prof. R. Rahman, Dr. J. Huang,
Dr. N. Onofrio, D. Guzman
Dr. N. Kharche, Dr. S. Agarwal, Dr. S. Lee

Dr. G. Martyna, Dr. Newns, Prof. M. Kuroda
Dr. B. Behin-Aein, Dr. Z. Krivokapic
Dr. W. Choi, Dr. J. Wang

Y. Tan, Y. He, K. Miao, P. Long, D. Mejia, S. Perez, D. Valencia, E. Wilson, Dr. X. Wang,
Dr. Y. Gao and all other NCN students

NCN Staff members:

V. Johnson, C. Heins, L. Schumacher, A. Buckles

NEMO5



Thanks!