

# Multi-scale simulations for high performance low power nanoelectronic devices

**Zhengping Jiang** 

Network for Computational Nanotechnology (NCN) Electrical and Computer Engineering



jiang32@purdue.edu









Scaling of MOSFET

» Impact

» Improve electrostatics, increase mobility, reduce leakage

## • Device design beyond MOSFET

- » Motivations
- » Challenges
- Multi-scale simulations
  - » TFET
  - » Piezoelectronic Transistor
  - » CBRAM
  - » Cu grain boundary
- Summary









## Then and Now



http://www.nydailynews.com/news/world/check-contrasting-pics-st-peter-square-article-1.1288700 http://abc7ny.com/entertainment/marty-mcfly-and-doc-brown-time-travel-to-jimmy-kimmel-live/1045057/




3





## Success of Moore's Law




#### Scaling of transistor has changed our life style!






## Behind Moore's Law: Challenge - Reduce power dissipation

- Short channel effects
- Tunneling
- Mobility degradation
- .
- Increase sub-threshold slope
- On-current reduction



http://www.semiwiki.com/forum/content/attachments/6084d1359678676-intel-processor-power.jpg

Figure 2: The growing power density (measured in W/cm2) of Intel's microchip processor families. (Source: Intel)










# Fundamental limitation of MOSFET








nonoHUB.or

# Motivations: Reduce supply voltage (Vd)




# Beyond MOSFET (1): How to design transistors with **SS < 60mV/dec**.







# Motivations: Reduce power beyond MOSFET



**Memory** consumes large portion of power.

ITRS - 2011 edition

http://lp-hp.com/pangrle/files/2011/09/barry1.png


Beyond MOSFET (2): Design new memory cell and reduce interconnect resistance.







## Challenges: Design new device



#### Multi-scale modeling

#### **Continuous medium approximations**

Examples: Classical elasticity, effective mass

#### Atomistic "semi-empirical" methods

Parameterized Hamiltonians

Example: Inter-atomic potentials, empirical tight-binding

#### "Ab initio" methods

A few adjustable parameters

Example: Density Functional Theory (DFT)


Source: http://inac.cea.fr/sp2m/L Sim/TB Sim/index.html

Choose right model for predictive simulation.





## Challenges: Accuracy and efficiency



### Multi-scale modeling

#### **Continuous medium approximations**

Examples: Classical elasticity, effective mass

#### Atomistic "semi-empirical" methods

Parameterized Hamiltonians

Example: Inter-atomic potentials, empirical tight-binding

#### "Ab initio" methods

A few adjustable parameters

Example: Density Functional Theory (DFT)

Source: http://inac.cea.fr/sn2m/L\_Sim/TR\_Sim/index.html


Simulation is limited by computational resources. Think of **accuracy** / **efficiency** trade-off.






# Applications: multi-scale modeling

## (1) Low SS transistors I










# Applications: multi-scale modeling








# (1) Low SS transistors

#### **MOSFET: voltage controls channel resistance**




Motivation: control the energy of current-carrying carriers.





# **TFET: Energy filtering**



Off current of TFET is not limited by thermionic emission. SS of TFET could be smaller than 60mV/dec.




NEM

or nanoHUB.org







# **Working Principle**





# Maximize tunneling current





- 1. Heterogeneous: Source/channel made from GaSb/InAs (E<sub>G</sub>)
- 2. Vertical gate: increase tunneling area and electric field ( $\xi$ )
- 3. Include air bridge at drain contact: reduce leakage

[1]R. Li, Y


[2]Li, R., I

**Objective**: Explore the scaling limit of top-gated TFET with quantum transport simulations.




## **Challenges: Geometry**

Real device is too big for quantum transport simulations!






Normal NW-TFET simulation



- Homogeneous structure → Same matrix size for all slabs.
- Similar properties for all slabs.
- Source and drain in the same direction
  - $\rightarrow$  Easy RGF implementation.



L-shape TFET simulation

- Inhomogeneous structure → Different matrix sizes require general RGF.
- Variation of local band profile → Bad convergence for ballistic simulations.
- Source and drain in different directions

   → Complicated slab connectivity
   requires smart repartition solver.


Non-trivial task to simulate L-shaped geometry! Generalized geometry construction and NEGF solver required.





# Challenges: Modeling efficiency and accuracy

# Two common methods for electronic device simulation:








NEM

## Methods

### Method:

- Drift Diffusion density for electrostatic potential (similar to TCAD)
  - Extracting band edges & DOS mass from full band calculation
- NEGF transport on top of Semiclassical potential
- Semiclassical density with corrected parameters well describes electrostatics.
- Tunneling captured by NEGF
- Low numerical load, very fast










## **Methods**

#### Method:

- Drift Diffusion density for electrostatic potential (similar to TCAD)
  - Extracting band edges & DOS mass from full band calculation
- NEGF transport on top of Semiclassical potential









# Comparison of NEGF with TCAD model

#### **Objectives:**


- Optimize design of top gated TFETs for low SS.
- Explore scaling limits of top gated TFETs.
- Evaluation the accuracy of transport models.


#### Methods:

- Drift-Diffusion potential + NEGF.
- Drift-Diffusion + dynamic non-local band to band tunneling model (Synopsys TCAD).


#### **Results:**

- Extract confined bandgap and density of states effective mass.
- Similar electrostatic potential from different models.






### Band profile at different bias conditions





# Comparison of NEGF with TCAD model



#### **Results:**

NEM

- Undercut length is important to reduce leakage.
- TCAD underestimate leakage current. TCAD does not include all tunneling paths due to the complexity of geometry.
- NEGF predicts more accurate scaling limit for top-gated TFET.
- Reduce simulation time compared with full self-consistent simulations.







# TFET Summary & contributions

• Top-gated TFETs improve TFET performance » Heterojunction: InAs/GaSb

» Enhanced gate control: top-gate TFET

- Scaling of top-gated TFET is ultimately limited by undercut length.
- Drift-Diffusion potential + NEGF gives efficient and accurate evaluation of TFET performance.







# Outline

## (1) Low SS transistors I


Alcoch to an

- Energy filtering
- Full band bandstructure → effective mass, Eg
- Drift Diffusion + NEGF
- Improve efficiency


p-n vertical TFET - top gated


## (2) Low SS transistors II

## (3) New Memory



## (4) Interconnect








# (2) Low SS transistors: transduction

### **MOSFET** barrier controls channel resistance:



Transduction From electric to other energy forms




Motivation: energy transduction.





# Piezoelectronic Transistor (PET)




Properties of PE and PR enable **internal transduction** of acoustic and electrical signals.





## Working principle




How does acoustic signal improve conductance?



**NEM** 




# **Mechanical and Electrical Features**





## SmSe: Metal-Insulator Transition (DFT+U)









# Methods: Determine tight binding model

Calculation with GGA+U

DFT density of states:





SmSe: DFT bandstructure

DFT decomposition: DOS into angular momentum

- Se p-orbital: lower valence band
- Sm d-orbital: conduction band
- Sm f-orbital: top valence band
- Splitting of f-orbital: covered through SO coupling
- Pure orbital bands: 2<sup>nd</sup> nearest neighbor interaction

Require 2NN TB model: sp<sup>3</sup>d<sup>5</sup>f<sup>7</sup>s<sup>\*</sup> + SO







#### Challenges

#### **Divide and conquer!**

Include f-orbitals  $\rightarrow$ 

NEM

- 1. Matrix size increase by 7
- 2. More parameters:
  - 16 onsite + SO
  - 39 1NN two center integral
  - 50 2NN two center integral
  - 82 strain parameters

Get **initial value** from direct mapping of DFT Hamiltonian to TB Hamiltonian

Optimize sub-groups of parameters with fitting targets on certain bands. e.g. Se-p/Se-p related parameters for lower valence bands

Difficulty for fitting  $\rightarrow$ 

- 1. Increase computational burden, time for fitness function evaluation.
- 2. Too much degrees of freedom

Adjust fitting targets according to wavefunction angular momentum decomposition, crystal field theory, crystal symmetry, etc.


**Physical insights** from DFT and basic crystal field theory required for TB parameterization.







## Strain effects on bandstructure of SmSe







- DFT+U used for bandstructure » strong electron-electron interaction of f-electrons.
- Splitting of f-bands  $\rightarrow$  spin-orbit splitting in tight-binding
- Metal-insulator transition in SmSe is due to band shifting in conduction band.
- Quantum transport simulation
  - » Scaling of PET will be limited by tunneling current in PR







# Outline

## (1) Low SS transistors I

- Alcoch Io -

- Energy filtering
- Full band bandstructure → effective mass
- Drift Diffusion + NEGF
- Improve efficiency


p-n vertical TFET - top gated


HYM

36


## (2) Low SS transistors II

- Transduction
- Parameterization of new material
- DFT+U → empirical tight binding









PURDUE UNIVERSITY

37






## Proposed storage class memory: Conductive-Bridging RAM (CBRAM)

- Highly scalable:
  - » Simple geometry
  - » 20 nm 30 nm in diameter demonstrated
- Low operation voltage:
  - » CBRAM 1~2V
  - e.g. Flash memory: programming voltage more than 10V, read voltage ~2V
- High speed:
  - » Program/erase speed depends on SET voltage (ns)
  - e.g. Flash memory 1us to 1ms
  - » Read speed: 1~10 ns
  - e.g. comparable to DRAM/SRAM

CBRAM meets the requirements for high speed and high scalability.

Ilia Valov et al. Nanotechnology 22 (2011)







Active electrode (Cu)



## Working principles: "0" and "1"







After set stage, a conical shape filament is formed and it is thicker at the active electrode, consistent with microscopy observations in larger cells.

Nicolas Onofrio, David Guzman & Alejandro Strachan. Nature Materials 14, 440–446 (2015) doi:10.1038/nmat4221 Yuchao Yang, Peng Gao, Siddharth Gaba, Ting Chang, Xiaoqing Pan, and Wei Lu. Nature communication, 3, Mar 2012.



NEMØ5






## **Simulation Challenges**


Experimental evidences show current is carried by nanoscale metal filaments in CBRAM

No direct observation in a **nanowire** cell:

- minimal cell size?
- parasitic tunneling current?



Observed filaments **in thin films.** Lu et al. Nature Comm. 3, 732 (2012)



Simulation challenges:

- Modeling of electrochemical process
- Quantum transport in a disordered system
- Many atoms heavy computations







## Methods: multi-scale simulation

#### DFT: Parameterization for Tight Binding method


- » Properties of certain materials
- » System with small number of atoms
- Molecular Dynamics: Atom position and Mulliken charge
   » ReaxFF –force field for chemical reaction
- Environment-dependent Semi-Empirical Tight Binding\*: Electric current
   » Parameters depend on distances between neighbors








## Multi-scale simulation flow






Band structures for  $SiO_2$  and Cu can be reproduced by the empirical tight binding (TB) method with *s*, *p* an *d* orbitals.









• Formation of Cu filament is simulated by MD with ReaxFF potential t=0ns







Transmission at this energy range contributes to final current.

Current ON/OFF ratio of  $I(t_0=0ps)/I(t_1=250ps) = 195$  is predicted. Represents stable "0" and "1" states.



NEM



- CBRAM is a potentially promising storage class memory
- Simulation of CBRAM requires different models
  - » Electrochemical process
  - » Quantum transport
- Solution:
  - » Multi-scale simulation (Density Functional theory, Molecular Dynamics, Tight Binding)







## Outline

## (1) Low SS transistors I

- Alcoch IA -

- Energy filtering
- Full band bandstructure → effective mass
- Drift Diffusion + NEGF
- Improve efficiency

p-n vertical TFET - top gated

HYM

## (2) Low SS transistors II


- Transduction
- Parameterization of new material
- DFT+U → empirical tight binding

#### <mark>(3) New Memory</mark> t=1ns

- DFT  $\rightarrow$  empirical tight binding
- MD + NEGF












office nanoHUB.org

NEM


## Motivation





## Grains in materials

Micrograph of Real Grains



Grain boundary is a type of defects in crystals.




grains:





## **Example:** Coincident Site Lattice

New supercell after rotation contains 5 times area of original one → S5 relationship



NEM

ncn

nanoHUB.org

တိုဂိစ



## Simulation steps

- I. Resistivity of **coincident site lattice** grain boundaries
  - » Geometry: single coherent grain boundary
  - » Benchmark with DFT, Extended Hückel and experimental resistivity
  - » Validation of tight binding parameterization
- II. Simple grain boundary
  - » Geometry: 2D and 3D double grain boundaries
  - » Study effects of rotation angle
- III. General grain boundaries
  - » Geometry: Copper nanowire
  - » Realistic grain geometries
  - » Random rotation angle










## I. Method: Extract single GB resistivity



**Single GB** is used to characterize GB resistivity.







## I. Results: Relaxation & resistivity

#### **Objectives:**

- Test accuracy of empirical tight binding (ETB) model for grain boundary resistivity.
- Test geometry relaxation of copper grain boundary with EAM potential.


#### Methods:

- Energy minimization with EAM potential
- Empirical tight binding parameterization
- NEGF

#### **Results:**

- ETB gives good matching with DFT, EHT for single grain boundary resistivity.
- Speed-up.
- Possibility to model realistic geometry with ETB.

#### Relaxation by energy minimization with EAM



	Resistivity (10 <sup>-12</sup> Ω-cm <sup>2</sup> )		
	DFT(exp.)*	ETB 2NN	EHT 3NN
Σ3	0.158 / 0.148 / 0.155 / 0.202 (0.17)	0.116	0.248
Σ5	1.49 / 1.885	1.28	0.997
Σ9	1.75	1.49	1.008
Σ11	0.75	0.715	0.574
Σ13a	2.41	2.272	1.368
Σ17a	2.01	1.916	1.15

\*M. César, et al., Physical Review Applied, vol. 2, p. 044007, 2014.







#### **Objectives:**


• Study effects of misorientation angle on grain boundary resistance

#### Methods:

- Energy minimization with EAM potential <-110>
- Empirical tight binding parameterization
- NEGF
- Construct 2D grains with tilt grain boundary along <110> Cu wire.
- Construct 3D grains with twist grain boundary along <110> Cu wire.

#### **Results:**

- Low angle grain boundaries (θ<15 degrees) has lower resistance than high angle grain boundaries.
- Calculated trend matches with expectation.



II. "tilt" and "twist" GBs



0






## III. Multi-grain boundary

#### **Objectives:**

- Study impacts of general grain boundaries on interconnects resistance.
- Study effects of grain shapes on interconnects resistance.





#### Methods:

- Empirical tight binding parameterization
- Random grain generation: Voronoi diagram
- Energy minimization with EAM potential
- NEGF
- General misorientation = tilt + twist

#### **Results:**

- Resistance of interconnect is dominated by misorientation of grains.
- Resistance is proportional to number of grain boundaries.









θ<sub>2</sub>



## Grain Boundary Summary

- Properties of GBs
  - » Coherent grain boundary gives small GB resistivity.
  - » Low angle grain boundary gives small GB resistivity.
- Energy minimization with EAM potential + ETB-NEGF gives similar accuracy in single grain boundary calculations as DFT-NEGF
- With ETB, it is possible to simulate more realistic interconnect structures with multiple grain boundaries.







## Outline

# (1) Low SS transistors I

- Energy filtering
- Full band bandstructure → effective mass
- Drift Diffusion + NEGF
- Improve efficiency

#### (2) Low SS transistors II

- Transduction
- Parameterization of new material
- DFT+U → empirical tight binding

# (3) New Memory

- DFT  $\rightarrow$  empirical tight binding
- MD + NEGF



#### (4) Interconnect

- Relaxation by EAM compared with DFT
- TB-NEGF compared with DFT and EHT
- Large scale simulation







## Summary

- Tight-binding is powerful model to bridge "continuous" and "abinitio" world
  - » Accuracy
  - » Flexibility
  - » Computational burden
- There is no single model fits all situations
  - » Physical insights are required when using different models
  - » Benchmark between different models are important
- Multi-scale modeling study on low power devices
  - » TFET
  - » PET
  - » CBRAM
  - » Grain boundary

## Multi-scale simulation are critical for making predictive designs







## Acknowledgement

Committee member:

Prof. Klimeck, Prof. Strachan, Prof. Povolotskyi, Prof. Chen, Prof. Boykin (UAH)

Dr. H-H Park, Prof. T. Kubis, Dr. D. Nikonov, Dr. S. Steiger, Dr. J. Fonseca, Dr. B. Novakovic, Prof. R. Rahman, Dr. J. Huang, Dr. N. Onofrio, D. Guzman Dr. N. Kharche, Dr. S. Agarwal, Dr. S. Lee

Dr. G. Martyna, Dr. Newns, Prof. M. Kuroda Dr. B. Behin-Aein, Dr. Z. Krivokapic Dr. W. Choi, Dr. J. Wang

Y. Tan, Y. He, K. Miao, P. Long, D. Mejia, S. Perez, D. Valencia, E. Wilson, Dr. X. Wang, Dr. Y. Gao and all other NCN students

NCN Staff members:

V. Johnson, C. Heins, L. Schumacher, A. Buckles







## Thanks!



