Extremely thin-body ballistic n-MOSFET designs involving transport in mixed $\Gamma$-L valleys

Saumitra R. Mehrotra, Michael Povolotskyi, Doron C. Elias, Tillmann Kubis, Jeremy J. M. Law, Mark J. W. Rodwell and Gerhard Klimeck

Abstract—Transistor designs based on using mixed $\Gamma$-L valleys for electron transport are proposed to overcome the DOS bottleneck while maintaining high injection velocities. Using a self consistent top-of-the-barrier transport model, improved current density over Si is demonstrated in GaAs/AlAsSb, GaSb/AlAsSb and Ge-on-insulator (Ge-OI) based single-gate (SG) thin-body n-channel metal-oxide-semiconductor field-effect transistors (n-MOSFETs). All the proposed designs successively begin to outperform strained-Si-on-insulator (ssSi-OI) and InAs-on-insulator (InAs-OI) in terms of ON state currents as the effective oxide thickness (EOT) is reduced below 0.7 nm. InAs-OI still exhibits the lowest intrinsic delay ($\tau$) due to its single $\Gamma$ valley.

I. INTRODUCTION

HIGH mobility III-V’s are projected to be a material of choice for post-Si complementary metal-oxide-semiconductor (CMOS) logic [1]. These III-V materials exhibit high bulk electron mobility because of the light $\Gamma$ valley that forms its conduction band edge ($E_C$). A light effective mass also leads to low density of states (DOS), and consequently III-V channel materials provide diminishing benefit over Si as the effective oxide thickness (EOT) is scaled below 0.6 nm [2]. This loss of DOS can be compensated, under (111) confinement, by using several eigenstates of the highly anisotropic L(111) band edge states, or by aligning the $\Gamma$ and lowest-energy L(111) band edge states (Table I) [3], [4]. Previous work contributing towards this idea utilized idealized interfaces [4]. Another work considered channel thickness ($t_{ch}$) large enough that renders it unsuitable for a well-behaved SG-MOSFET at sub-10 nm channel lengths [5]. To maintain gate control as channel ($L_g$) is scaled to sub-10 nm lengths, $t_{ch} < 3$ nm is needed in SG-MOSFETs [6]. In this letter, SG extremely-thin-body (ETB)-MOSFET designs on (111) (Fig. 1(a-c)) are studied and the results are compared against InAs-OI (Fig. 1(d)) and 1% tensile strained Si-OI (Fig. 1(e)) in the ballistic regime at a channel thickness of $t_{ch} = 1.8$ nm.

II. DEVICE STRUCTURE

A realistic approach towards designing a (111) SG-ETB-MOSFET requires a careful choice of the channel material, along with a suitable barrier material to confine the carriers and a suitable substrate for fabrication (Fig. 1). The idea behind (111) SG-ETB-MOSFETs is to quantize the anisotropic bulk L-valley, leading to the formation of multiple L(111) subbands with light in-plane transport mass [3]. This necessitates either a channel material which in bulk has its L-valley either below (e.g. Ge) or only slightly above that of the $\Gamma$ valley (e.g. GaSb), such that in the thin, quantized channel the L(111) eigenstates are the lowest in energy. A low transport mass with increased DOS can also be obtained by aligning in energy the quantized $\Gamma$ and L(111) sub-bands in materials having a moderate ($0.1-0.4$ eV) $\Gamma - L$ separation in the bulk (e.g. GaAs, InAs).

Although we have considered and analyzed many channel designs, we here report in detail only those cases showing high performance [9]. Tensile-strained GaAs/AlAs$_{0.56}$Sb$_{0.44}$/InP (111) (Fig. 1(a)) was chosen as it is the only case providing $\Gamma - L$ alignment among any composition of strained In$_x$Ga$_{1-x}$As/AlAs$_{0.56}$Sb$_{0.44}$/InP (111) for the device structure considered here [10]. Another possible candidate, lattice-matched GaAs$_{0.5}$Sb$_{0.5}$/AlAs$_{0.56}$Sb$_{0.44}$/InP (111) is not discussed here as the confinement of the L-valley bound state is poor, making $\Gamma - L$ alignment difficult. Electron mobility in GaAs$_{0.5}$Sb$_{0.5}$ is also expected to be poor due to alloy scattering [11]. The strained In$_x$Ga$_{1-x}$Sb cases were not considered because of the lack of available tight-binding (TB) parameters at the time of the study. For all the cases considered, a channel body thickness of $t_{ch} = 1.8$ nm and a

![Fig. 1. SG-ETB MOSFET designs (channel/barrier/substrate) involving $\Gamma$-L valleys - (a) GaAs/AlAs$_{0.56}$Sb$_{0.44}$/InP (b) GaSb/AlAs$_{0.5}$Sb$_{0.5}$/GaSb and (c) Ge-OI along with (d) InAs-OI and (e) tensile strained Si-OI.]

**TABLE I**

<table>
<thead>
<tr>
<th>(111) designs</th>
<th>$E_L - E_{\Gamma}$</th>
<th>$m^*/m_0(L)$</th>
<th>$m^*/m_0(\Gamma)$</th>
<th>Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>GaAs/AlAsSb/InP</td>
<td>335 meV</td>
<td>620 meV</td>
<td>$m_r = 0.09$</td>
<td>$m_l = 1.73$</td>
</tr>
<tr>
<td>GeSb/AlAsSb/GaSb</td>
<td>63 meV</td>
<td>458 meV</td>
<td>$m_r = 0.10$</td>
<td>$m_l = 1.3$</td>
</tr>
<tr>
<td>Ge-OI</td>
<td>-</td>
<td>-</td>
<td>$m_r = 0.08$</td>
<td>$m_l = 1.58$</td>
</tr>
</tbody>
</table>

S. R. Mehrotra, M. Povolotskyi, T. Kubis, G. Klimeck are with the Network for Computational Nanotechnology and Birck Nanotechnology Center, Purdue University, West Lafayette-IN, USA (e-mail:saumitra.r@gmail.com)

J. J. M. Law, D. C. Elias, M. J. W. Rodwell are with the School of Electrical and Computer Engineering, UCSB, Santa Barbara-CA, USA

Manuscript received XX; revised XX.
barrier thickness, $t_b=6 \text{ nm}$ were used (Fig. 1). Note that at $t_{ch}=1.8 \text{ nm}$, the $\Gamma-L$ valley separation is $<100 \text{ meV}$ for the GaAs/AlAs$_{0.52}$Sb$_{0.48}$/InP(111) design (Fig. 2(b)). The III-V (111) $\Gamma-L$ channel designs are compared to L-valley transport in (111) Ge-OI (Fig. 1(c)) , $\Gamma$-valley transport in InAs-OI (Fig. 1(d)) and to uniaxial tensile strained (100) Si-OI (Fig. 1(e)) on (100).

III. SIMULATION APPROACH

$I_{DS}-V_{GS}$ characteristics are simulated using a semi-classical top-of-the-barrier transport model by solving the 3-D atomistic Schrödinger (based on sp$^3d^5s^*$ TB model) and 1-D Poisson equation in a self-consistent fashion [12], [13]. The barrier materials are included in the Schrödinger domain for GaAs (Fig. 1(a)) and GaSb (Fig. 1(b)). Because the wavefunctions extend into the barriers, the energy minima and $E-k$ dispersion of the bound states depend significantly upon the properties of the barrier materials, and we find here different valley energy alignments than if these barriers are neglected [10]. The barriers are sufficiently thick for the wavefunctions of the populated bound states to decay to negligible values at the barriers’ bottom surfaces; making the simulations insensitive to the substrate parameters. The substrate material is therefore not included in simulations. Lattice mismatch, hence material strain, is of course included in the simulations, i.e. 3.67% in-plane tensile biaxial strain in GaAs (Fig. 1(a)) and 1% uniaxial tensile strain in Si (Fig. 1(e)) [8]. For the cases in Fig 1 (c)-(e), the bottom barrier was treated as an ideal insulator with zero wavefunction penetration. In all cases considered, the gate dielectric is treated as an ideal insulator with zero wavefunction penetration. A zero-electric field boundary condition is applied at the bottom of the barrier to mimic the continuity of the potential profile. The transport direction for all the cases is taken to be $<110>$ except InAs-OI, for which the transport direction is $<100>$. The ON-state is defined at $V_{DS}=V_{GS}=0.6 \text{ V}$, with the threshold voltage set such that off state current is $i_{OFF}=0.1 \mu A/\mu m$. To capture the effect of the increasing dielectric capacitance, the simulations were performed for EOT values ranging from 0.1 nm to 0.7 nm and subsequently ON state characteristics were extracted.

IV. RESULTS

The nearly 4:1 difference in DOS between Si and InAs can be readily noted in Fig 2(e). The low DOS is improved by populating two L(111) valley sub-bands for GaSb and Ge (Fig. 2(e)), while the $\Gamma$ and first two sub-bands of L(111) are populated for GaAs(111). We will refer to the (111) GaSb, Ge, and GaAs cases (Fig. 1(a-c)) as “mixed $\Gamma-L$ minima designs”. The DOS bottleneck occurs when the density of states capacitance ($C_{DOS}=\frac{q^2dN_{\text{inv}}}{dE_{\text{so}}}$) begins to dominate over the dielectric capacitance, $C_{OX}$ i.e. $C_{DOS}/C_{OX}<1$, nullifying the expected gains as EOT is scaled to smaller values. From Fig 3(a), it can be seen that InAs (100) suffers from DOS bottleneck at all the values of EOT$<0.7 \text{ nm}$. It should also be noticed that as the EOT is scaled, first $\Gamma-L$ minima designs at EOT$\leq0.4 \text{ nm}$ and Si (100) at EOT$\leq0.2 \text{ nm}$ also begin to be $C_{DOS}$-limited. Consequently, as shown in Fig. 3(b), Si (100) exhibits the highest ON state carrier density while InAs (100) has the lowest ON state carrier density. It should also be noted that as the EOT is scaled from 0.7 nm to 0.1 nm, InAs-OI shows $\sim1.5X$ increment in ON state inversion carrier density, while both Si (100) and “mixed $\Gamma-L$ minima designs” exhibit $\sim2X$ increment in ON state inversion carrier density. This highlights the relative advantage of higher DOS as dielectrics are thinned.

Fig. 4(a) shows the ON state currents for the different ETB MOSFET cases. Note that even for 0.1 nm EOT, InAs (100) shows larger $I_{ON}$ than Si (100). This conclusion differs from that of [2] because of the thin 1.8 nm channel considered here. Given the strongly nonparabolic InAs $\Gamma$ valley, the $E_C$ edge mass increases from its bulk value of 0.023 $m_0$ to 0.08 $m_0$ for a 1.8 nm thin quantum well [3], [8]. At the same time, the proposed $\Gamma-L$ minima designs begin to outperform InAs (100) as EOT is scaled. In terms of the ON state current, GaSb outperforms InAs at EOT$=0.7 \text{ nm}$, GaAs outperforms InAs at EOT$=0.5 \text{ nm}$ and Ge outperforms InAs at EOT$=0.3 \text{ nm}$ At the
The extreme limit of EOT=0.1 nm, GaAs and GaSb deliver more current than InAs and InAs-OI (100) for EOT < 0.3 nm. The proposed transistor designs allow a scope for MOSFET performance improvements even at the extreme EOT scaling limits. These results also suggest that for double gate FinFET designs with (111) side walls, the proposed channel materials would outperform InAs FinFET with (100) sidewalls at EOT<0.6 nm. Future work would include quantum transport simulations including carrier scattering and source-drain tunneling, that becomes more relevant as $L_g$ is scaled to sub-10 nm.

**ACKNOWLEDGMENT**

nanoHUB computational resources funded by NSF under EEC-0228390 and NSF-NRI grant under ECCS-1125017 are acknowledged.

**REFERENCES**


