GPUMixer: Performance-Driven Floating-Point Tuning for GPU Scientific Applications


Ignacio Laguna, Paul C. Wood, Ranvijay Singh, Saurabh Bagchi

ISC High Performance 2019

June 17th, 2019, Frankfurt, Germany








FP64 (double precision)

Mixed-Precision (FP64 & FP32)

6 digits of accuracy, 10% speedup 3 digits of accuracy, 46% speedup

Floating-Point Precision Levels in NVIDIA GPUs Have Increased



Mixed-Precision Programing is Challenging


Scientific programs have many variables

• {FP32, FP64} precision: 2^N combinations

• {FP16, FP32, FP64} precision: 3^N combinations

```
double compute(...)
{
    return r;
}

int main()
{
    double x;
    x = compute() + ...
}
```



Example of Mixed-Precision Tuning

Force computation kernel in **n-body simulation** (CUDA)

```
__global__ void bodyForce(double *x, double *y,
    double *z, double *vx, double *vy, double *vz,
    double dt, int n)
4 | {
                                                             double -> float
    int i = blockDim.x * blockIdx.x + threadIdx.x;
    if (i < n) {
     double Fx=0.0; double Fy=0.0; double Fz=0.0;
     for (int j = 0; j < n; j++) {
                                                                           Error of particle position (x,y,z)
      double dx = x[j] - x[i];
      double dy = y[j] - y[i];
10
                                                                                   \left|\frac{x-x_0}{x}\right| + \left|\frac{y-y_0}{y}\right| + \left|\frac{z-z_0}{z}\right|
      double dz = z[i] - z[i];
11
      double distSqr = dx*dx + dy*dy + dz*dz + 1e-9;
13
      double invDist = rsqrt(distSqr);
14
      double invDist3 = invDist * invDist * invDist;
                                                                               (x,y,z): baseline position
15
      Fx += dx*invDist3; Fy += dy*invDist3; Fz += dz*invDist3;
16
                                                                             (x_0, y_0, z_0): new configuration
17
     vx[i] += dt*Fx; vy[i] += dt*Fy; vz[i] += dt*Fz;
18
19|}
```

Example of Mixed-Precision Tuning (2)

Force computation kernel in **n-body simulation** (CUDA)

18 19 }

```
__global__ void bodyForce(double *x, double *y,
                                                                                                Speedup(%)
                                                          Variables in FP32
                                                                                       Error
                                                    No.
   double *z, double *vx, double *vy, double *vz,
   double dt, int n)
                                                                                                53.70
                                                          All
                                                                                       15.19
4 | {
   int i = blockDim.x * blockIdx.x + threadIdx.x;
                                                          invDist3
                                                                                                5.78
                                                                                       4.08
   if (i < n) {</pre>
     double Fx=0.0; double Fy=0.0; double Fz=0.0;
                                                          distSqr
                                                                                       1.93
                                                                                                -43.35
    for (int j = 0; j < n; j++) {
     double dx = x[j] - x[i];
                                                                                       1.80
                                                                                                11.69
      double dy = y[j] - y[i];
                                                          invDist3, invDist, distSqr
10
                                                    4
      double dz = z[i] - z[i];
11
12
      double distSqr = dx*dx + dy*dy + dz*dz + 1e-9;
13
      double invDist = rsqrt(distSqr);
14
      double invDist3 = invDist * invDist * invDist;
     Fx += dx*invDist3; Fy += dy*invDist3; Fz += dz*invDist3;
15
16
17
    vx[i] += dt*Fx; vv[i] += dt*Fy; vz[i] += dt*Fz;
```

Floating-Point Mixed-Precision Configurations

Configuration: set of operations $N = n_1 + n_2$


N: total program operations

 n_1 : precision level 1 n_2 : precision level 2


Config 1 Config 2 Config 3

+, FP64
-, FP64
-, FP64
/, FP64
/, FP64
/, FP64


Config 2
-, FP32
-, FP64
/, FP64
/, FP32




Program Variables are not the Right Level to Define Configurations




What if the optimal configuration is?



GPUMixer Overview



Fast Imprecise Sets (FISets) for Mixed-Precision



- Type cast operations are costly
- Performance model
 - Arithmetic-to-cast ratio


$$r_{ac} = O/C$$

O = arithmetic operations C = type casting operations

$$r_{ac} \gg 1.0$$

Algorithm for FISet Identification

f = d + e




Step 1: Arithmetic-to-Cast Operations Ratio = 1:3


$$r_{ac} = {}^{O}/{}_{C} = {}^{1}/{}_{3} \times$$

d = a + 1.0

Algorithm for FISet Identification (2)



Algorithm for FISet Identification (After N Steps)



- 3 type cast operations
- 4 arithmetic operations

Step N: Arithmetic-to-Cast Operations Ratio = 4:3

$$r_{ac} = {}^{0}/_{C} = {}^{4}/_{3} > 1$$



Calculating FISets in Loops


- Model: $L_0 > L_1 > L_2 > ...$
 - L₀ encloses L₁, L₁ encloses L₂, ...
- Case 1: all nodes of the FISet are in the same Lx
 - No special treatment

Case 2

 $L_x > L_y$

L_x: Arithmetic operations

L_y: Casting operations



Arithmetic operations will executed equal or more times than casting

Case 3


 $L_x > L_y$

 L_x : Casting operations


L_y: Arithmetic operations

Casting operations may be executed more times than arithmetic operations

Compilation Process is Based on Clang/LLVM




Shadow Computations are Used to Calculate the Error Introduced in a FISet




- FISets introduce error
- Techniques exist on serial code
- Could not use any on CUDA
- Our method:
 - Shadow computations
 - Used before in serial code

Overview of Shadow Computations


Program Execution



Our CUDA Runtime System Keeps Track of the Per-Thread Error




Trial Runs are Sorted by FISet Total Error (Default Search)



Evaluation

- Comparison approach: Precimonious [Rubio-Gonzalez et al. SC'13]
 - Uses generic search algorithm: delta-debugging
 - Original version doesn't consider parallel code
 - Implemented our own version for CUDA (called Precimonious-GPU)
- Three CUDA programs: LULESH, CoMD, CFD (Rodinia)
- LLNL system
 - NVIDIA Tesla P100 GPUs
 - Clang 4.0
 - CUDA 8.0



Three Modes of Operation

Example of 3 digits of accuracy

FP64: **3.14**15 Mixed-Precision: 3.1479



- User specifies **accuracy threshold** Search based in FISet total error



- User specifies accuracy threshold and performance speedup
- Accuracy has priority Search like in mode 1
- Ends when both constraints are satisfied



- User specifies accuracy threshold and performance speedup
- Performance has priority
 Search based on the ratio r_{ac} (start with the largest ratio)
- Ends when both constraints are satisfied

Overhead of Shadow Computations and Threshold Settings

- Overhead of shadow computation analysis: 24x average
 - LULESH: 61×
 - CoMD: 1.5×
 - CFD: 11 ×
 - It is run only once for a given input
- Accuracy levels: 3, 6, 9 digits
- Performance speedups levels: 5%, 10%, 15%, 20%

GPUMixer Results – Performance Speedup

		No. o	of trial runs								
	Error	Mode 1	Mode 1 Mode 2				Mode 3				
	Thold.		Performance Threshold				Performance Threshold				
	(digits)		5%	10%	15%	20%	5%	10%	15%	20%	
LULESH	3	9.8% (1)	9.8% (1)	30.4% (2)	30.4% (2)	30.4% (2)	46.4% (1)	46.4% (1)	46.4% (1)	46.4% (1)	
	6	0.3% (12)	8.4% (79)	_	_	_	_	_	_	_	
	9	0.3% (12)	_	_	_	_	_	_	_	_	
CoMD	3	24.2% (1)	24.2% (1)	24.2% (1)	24.2% (1)	24.2% (1)	10.9% (1)	10.9% (1)	37.5% (7)	37.5% (7)	
	6	24.2% (1)	24.2% (1)	24.2% (1)	24.2% (1)	24.2% (1)	10.9% (1)	10.9% (1)	37.5% (7)	37.5% (7)	
	9	2.3% (3)	19.7% (62)	19.7% (62)	19.7% (62)	_	19.3% (8)	19.3% (8)	19.3% (8)		
CFD	3	8.3% (1)	8.3% (1)	13.3% (3)	15.3% (35)	_	5.1% (9)	12.6% (15)	15.1% (39)		
	6	8.34% (1)	8.3% (1)	13.3% (3)	15.3% (35)	_	5.1% (9)	12.6% (15)	15.1% (39)	_	
	9	_	<u> </u>	_	_	_	_	_	_	<u> </u>	


- We can find good configurations only in a few runs (1-3 runs)
- Mode 1 takes only a few runs (but can't find very good cases)
- Mode 2 finds configurations with better performance than mode 1
- Highest performance improvements are found with mode 3

Precimonious-GPU Results

	Error Thold.	Performance Threshold						
	(digits)	5%	10%	15%	20%			
	3	11.6% (11)	11.4% (11)	17.4% (32)	20.7% (34)			
LULESH	6	11.5% (11)	11.4 (11)	_	_			
	9	_	_	_	_			
	3	12.6% (2)	12.9% (2)	_	_			
CoMD	6	13.6% (2)	12.7% (2)	_	_			
	9	5.4% (24)	_	_	_			
	3	_	_	_	_			
CFD	6	_	_	_	_			
	9	_	_	_				

- Useful in finding configurations quickly
- It didn't find configurations with higher speedup than GPUMixer


Comparison of Maximum Performance Speedup Between GPUMixer and Precimonious-GPU




GPUMixer can find configurations with up to 46% of ideal speedup
Versus 20.7% for Precimonious-GPU

Input Sensitivity Analysis in LULESH

- Two FISet configurations
 - FISet 1, low $r_{ac} = 2.08$
 - FISet 2, high $r_{ac} = 6.90$
- Speedups stabilize for large inputs
- FISet 1 has higher digits of accuracy
 - FISet 1 has fewer FP32 operations



In Summary



- Automatic mixed-precision tuning can improve performance in GPU applications
- We present the first framework for automatic FP tuning in GPUs; we focus on performance improvements
- FISets can be found via static analysis; can be implemented in a compiler
- GPUMixer gets performance improvements of up to 46% of ideal speedup (20% only in state-of-the art)

Thank you for the nomination!

Lawrence Livermore National Laboratory