# NANO LETTERS

#### Direct Growth of Nanowire Logic Gates and Photovoltaic Devices

#### Dong Rip Kim, Chi Hwan Lee, and Xiaolin Zheng\*

Department of Mechanical Engineering, Stanford University, California 94305

**ABSTRACT** Bottom-up nanowires are useful building blocks for functional devices because of their controllable physical and chemical properties. However, assembling nanowires into large-scale integrated systems remains a critical challenge that becomes even more daunting when different nanowires need to be simultaneously assembled in close proximity to one another. Herein, we report a new method to directly grow nanowire devices consisting of different nanowires. The method is based on the epitaxial growth of nanowires from the sidewalls of electrodes and on the matching of electrode design with synthesis conditions to electrically connect different nanowires during growth. Specifically, the method was used to grow silicon nanowire-based AND and OR diode logic gates with excellent rectifying behaviors, and photovoltaic elements in parallel and in series, with tunable power output.

KEYWORDS Direct growth of nanowire devices, epitaxial growth, nanowires, logic gates, photovoltaics

emiconductor nanowires (NWs) synthesized by the bottom-up approach are promising building blocks for many electronic, photonic, and biosensing applications<sup>1-9</sup> because the chemical composition, structure, size and morphology of NWs can be precisely controlled and tuned at the nanoscale. In particular, when different NWs are integrated together, diverse functional devices, such as logic circuits and self-powered sensors, can be created.<sup>8,9</sup> However, in order to harness the full potential of integrating different NWs for functional devices, the NWs must be assembled and organized into hierarchical structures in wafer-scale systems. Several strategies, including flow-assisted alignment,<sup>10</sup> blow bubble film patterning,<sup>11</sup> contact printing,<sup>12</sup> vertical integration,<sup>13</sup> and electric field alignment,<sup>14</sup> have been developed for assembling and aligning NWs. Though useful, these methods generally cannot distinguish between different types of NWs during alignment, so that it is difficult to position different NWs in designated locations with high spatial resolution. Moreover, most of these methods require NWs to be separated from their growth substrates. As a result, the fragmented NWs are not of uniform length, making the device yield and uniformity difficult to control. The problem is especially acute for heterogeneous NWs with axially modulated doping because breakage can result in a mixture of p-type, n-type, and p-n elements on which it is challenging to position metal contacts at the desired locations. Finally, even after the successful alignment of different NWs, extensive and time-consuming fabrication processes are needed to form electrical connections between these NWs, hindering the wide application of NW devices.

Here, we report a novel and simple method for the direct growth of functional NW devices consisting of both homogeneous and heterogeneous NWs. The NWs are positioned at well-defined, predetermined locations with excellent uniformity and reproducibility. Our direct growth of nanowire devices (DGND) method is based on the epitaxial growth of SiNWs from the sidewalls of heavily doped Si electrodes and on the matching of the electrode patterns with the synthesis conditions to electrically connect different types of SiNWs during the NW synthesis step. Specifically, as shown in Figure 1a, the distances between the left electrode and the two right electrodes are different. Initially, both the top and bottom NWs grow epitaxially from the left electrode by the Au-catalyzed vapor-liquid-solid (VLS) growth mechanism.<sup>15</sup> The top NW stops growing once it reaches the top right electrode,16 while the bottom NW continues to grow until it reaches the bottom right electrode, located further away. During this additional growth period, the synthesis conditions (e.g., precursor gases) can be changed to axially modulate the chemical properties of the bottom NW. For instance, an axially modulated p-i-n NW (diode) can be electrically connected with a p-type NW (resistor) with controlled spacing during the growth step (Figure 1a). The procedures of patterning electrodes and epitaxial growth of the SiNWs are described in detail in Supporting Information, Figure S1.

The scanning electron microscope (SEM) images in Figure 1b show the key features of our DGND method. First, onesided growth of NWs from the left electrode was successfully realized, and the majority of NWs grew epitaxially along the  $\langle 111 \rangle$  direction.<sup>17,18</sup> This one-sided growth is critical for devices made of NWs with asymmetric axial modulation because a mix of nanowires growing from opposite electrodes would disrupt the desired functionality. Second, the SiNWs between the top two electrodes (4  $\mu$ m gap) have stopped growing, while those between the bottom two

<sup>\*</sup> To whom correspondence should be addressed. E-mail: xlzheng@stanford.edu. Received for review: 01/3/2010 Published on Web: 02/23/2010

### NANOLETTERS



FIGURE 1. Direct growth of NW resistors and diodes. (a) Schematics illustrating the direct growth of (Top) a p-type NW resistor and (Bottom) a p-i-n NW diode; the top NW stops growing after reaching the right electrode, but the bottom NW can continue to grow until reaching its right electrode located farther away. The synthesis conditions can be changed to axially modulate the properties of the bottom NW. (b) SEM images of SiNWs bridging two electrodes of different gaps. The bottom SiNWs can continue to grow with axial modulation. (c) (Left) The I-V curve of as-grown p-type SiNW resistors (4  $\mu$ m long and 4000:1) shows ohmic behavior with a resistance of 139 k $\Omega$ . (Right) The I-V curve of p-i-n SiNW diodes shows excellent rectifying behavior (p-type, 5  $\mu$ m long and 4000:1; i-type, 0.5  $\mu$ m long; n-type, 1.5  $\mu$ m long and 500:1). (d) Histogram of the diode quality factor (*n*) summarized over 50 p-i-n SiNW diodes (p-type, 7  $\mu$ m long and 4000:1; i-type, 2  $\mu$ m long; n-type, 3  $\mu$ m long and 500:1).

electrodes (7  $\mu$ m gap) can continue to grow epitaxially with doping modulation, as illustrated in Figure 1a. Furthermore, the as-grown SiNWs were straight, with smooth surfaces and axially uniform diameters of 88 ± 15 nm when an 8 Å Au film was annealed and used as the catalyst (Supporting Information, Figure S2). Finally, p-i-n SiNWs were wetetched in potassium hydroxide (KOH) solution to verify the success of the doping modulation. Because the etching rate for the n-type Si (500:1) is slower than that of the p-type (4000:1) and i-type SiNW segments,<sup>6</sup> the etched SiNWs show clear differences in diameter over differently doped segments (Supporting Information, Figure S2).

The results of the electrical characterization<sup>19</sup> of the asgrown SiNWs are shown in Figure 1c. First, the current– voltage (*I*–*V*) curve of the p-type SiNWs (4  $\mu$ m long, 4000: 1) was linear, indicating that ohmic contacts were formed at both interfaces between the SiNWs and Si electrodes, and that the contact quality is comparable to that previously reported for epitaxial, homogeneous SiNWs grown from sidewalls.<sup>18,20,21</sup> Second, the *I*–*V* curve of the axially modulated p-i-n SiNWs (p-type, 5  $\mu$ m long and 4000:1; i-type, 0.5  $\mu$ m long; n-type, 1.5  $\mu$ m long and 500:1) demonstrated welldefined reverse bias current rectification. It should be noted that both the p<sup>+</sup> Si electrodes (doping concentration >10<sup>19</sup> cm<sup>-3</sup>) and the n-type SiNW segments (500:1 atom feeding

ratio of Si to P) were heavily doped to introduce a tunneling barrier to reduce the interfacial contact resistance. More than 70% out of over 200 tested p-i-n SiNW diodes showed good current rectification behavior. The diode quality factor (n), summarized over 50 SiNW diodes, had a normal distribution of 2.34  $\pm$  0.37 (Figure 1d).  $^{22}$  These results demonstrate the excellent controllability and reproducibility of our approach in growing axially modulated SiNWs between two electrodes. Finally, we fabricated p-i-n SiNW devices by sonicating these NWs, depositing them randomly onto a device substrate, and defining metal contacts by photolithography to identify the origin of the observed rectification behavior.<sup>7</sup> The I-V curves of these p-i-n SiNWs (Figure 2a) also showed excellent rectification behavior, and their diode quality factors (n) were in the range of  $2.49 \pm 0.53$ , which is similar to those of the as-grown p-i-n SiNW diodes. This confirms that the rectifying behavior of the as-grown p-i-n SiNWs comes from the doping modulation, and not from the contact between the n region of the p-i-n SiNWs and the heavily p-doped Si electrode.

The capability of growing various types of functional NW elements, such as resistors and diodes, with simultaneous electrical connection can enable the direct manufacture of functional NW devices consisting of different electronic elements. To demonstrate these potentials, we have directly



FIGURE 2. I-V curves of a p-i-n SiNW PV device fabricated by random deposition. (a) Dark I-V curve of a p-i-n SiNW with a diode quality factor (n) of 1.99. The p-i-n SiNWs were sonicated off from their growth substrate and randomly deposited onto a device substrate. The device was fabricated by photolithography and metallization. (Inset) SEM image of the measured p-i-n SiNW PV device. (b) Dark and light I-V curves of this p-i-n SiNW PV device.

grown SiNW-based OR and AND diode logic gates. As shown in Figure 3, both logic gates consist of p-type SiNW resistors (4  $\mu$ m long, 4000:1) and p-i-n SiNW diodes (p-type, 8  $\mu$ m long and 4000:1; i-type, 0.5  $\mu$ m long; n-type, 1.5  $\mu$ m long and 500:1). For the OR logic gate (Figure 3a), the 5 V input for both  $V_{in1}$  and  $V_{in2}$  was supplied by an external power supply. When either of the input voltages was high (5 V), or both were high, the corresponding p-i-n diode was forwardbiased and the output voltage  $V_{out}$  was high (logic 1) as shown in Figure 3b.<sup>23</sup> Likewise, for the AND logic gate (Figure 3c), the voltage inputs for  $V_c$ ,  $V_{in1}$ , and  $V_{in2}$  were provided externally. Only when both inputs  $V_{in1}$  and  $V_{in2}$  for the p-i-n diodes were high (5 V), both diodes were reverse-biased and the output voltage  $V_{out}$  was high (logic 1) as shown in Figure 3d. The excellent rectifying characteristics observed for the OR and AND logic gates are comparable to those of previously reported NW-based logic gates,<sup>9</sup> for which the p-n junctions were realized by crossing p-type SiNWs and n-type GaN NWs. The fabrication of the crossed-NW devices not only requires locating each individual NW, but also needs time-consuming electron beam lithography to define the location of each and every metal contact. In contrast, our DGND method requires only a single photolithography step to pattern the electrodes, followed by a NW growth step. In addition, each NW circuit element can be precisely tuned by adjusting the physical and chemical properties of the NWs, such as the compositions of materials, the types of the dopants, and the doping concentrations, during the bottomup growth process.

To further demonstrate the versatility of our DGND method, we have grown axially modulated p-i-n SiNW photovoltaic (PV) devices. NW-based PV elements have been characterized and demonstrated to have the potential to power nanoscale devices.<sup>6,8,24,25</sup> However, the reproducibility of fabrication of these PV devices and the ability to scale them up to meet power demands is severely limited because the fabrication typically involves expensive and time-consuming serial electron beam lithography to define metal contacts for the NWs that have been broken from their growth substrates, or complex fabrication schemes to define the top metal contacts for the vertical NW arrays.<sup>25</sup> Here, we have directly grown p-i-n SiNW PV devices with SiNWs of an average diameter of 88 nm, composed of 7  $\mu$ m long p-type (4000:1), 2  $\mu$ m long i-type, and 3  $\mu$ m long n-type (500:1) Si segments (Figure 4a, Top), where the i-Si was included to reduce the leakage current in the p-n junctions.<sup>6</sup> The dark I-V curve (Figure 4a, Bottom) showed well-defined



FIGURE 3. Direct growth of NW OR and AND logic gates. (a) (Left) Schematics and (Right) SEM images of an as-grown SiNW OR logic gate, which consists of two diodes and one resistor.  $V_{in1}$  and  $V_{in2}$  are the two input voltages,  $V_{out}$  is the output voltage and GND is the grounded electrode. (b) The output voltage  $V_{out}$  is 1 when either  $V_{in1}$  and  $V_{in2}$  is 1, or both are 1, where logic 0 input is 0 V and logic 1 input is 5 V. (c) (Left) Schematics and (Right) SEM images of the as-grown SiNW AND logic gate, where  $V_c$  is the supply voltage. (d) The output voltage  $V_{out}$  is 1 only when both  $V_{in1}$  and  $V_{in2}$  are 1. Logic 0 input is 0 V, logic 1 input is 5 V, and the supply voltage is 5 V. A 25 M $\Omega$  external resistor was added for both OR and AND measurements to balance the diode resistance.



Downloaded by PURDUE UNIV on September 9, 2015 | http://pubs.acs.org Publication Date (Web): February 23, 2010 | doi: 10.1021/n1100011z

FIGURE 4. Direct growth of SiNW photovoltaic devices in parallel and in series. (a) (Top) Schematics and (Bottom) dark (dashed line) and light (solid line) I-V curves of the as-grown p-i-n SiNW PV elements (p-type, 7  $\mu$ m long and 4000:1; i-type, 2  $\mu$ m long; n-type, 3  $\mu$ m long and 500:1). (b) (Top) Schematic and (Bottom) light I-V curves of the SiNW PV elements with 10  $\mu$ m wide and 20  $\mu$ m wide electrodes respectively. Both  $I_{sc}$  and  $P_{max}$  were doubled by doubling the electrode width, which is equivalent to assembling two PV elements in parallel. (c) (Top) Schematic and (Bottom) light I-V curves of the SiNW PV elements in single-, double- and tripleserial connections; the  $V_{oc}$  scaled with the number of series-connected PV elements. All electrodes are 20  $\mu$ m wide. (d) Summary table of the photovoltaic properties of the as-grown SiNW PV elements in Figure 4a-c.

reverse bias rectification and a diode quality factor (*n*) of 2.05.<sup>26</sup> The photovoltaic properties of these p-i-n SiNWs were characterized under 1 sun air mass 1.5 global (AM 1.5G) illumination. The light I-V measurement yielded a short circuit current ( $I_{sc}$ ) of 33.4 pA, an open circuit voltage ( $V_{oc}$ ) of 0.196 V, a fill factor (FF) of 0.418, and a maximum power output ( $P_{max}$ ) of 2.7 pW. All the dark and light I-V characteristics are comparable to those of previously reported p-i-n SiNW (ca. 250 nm diameter) photovoltaic devices fabricated by electron beam lithography.<sup>6</sup> Moreover, our p-i-n SiNW PV devices, when fabricated by random NW deposition and photolithography (Figure 2b), showed similar dark and light I-V characteristics, suggesting that the NW PV devices grown directly over patterned electrodes are highly reliable and of high quality.

More importantly, as shown in Figure 4b,c, the p-i-n SiNW PV devices can be conveniently scaled up by integrating more PV elements in parallel and in series to provide enough power (a few nW), in principle, to drive NW- or nanotube (NT)-based electronic devices.<sup>4,27</sup> The parallel connection of the p-i-n SiNW PV elements was realized by doubling the width of the electrodes (Figure 4b, Top) and, as a result, both

 $I_{sc}$  and  $P_{max}$  were doubled from those of the narrower electrodes under the same illumination (Figure 4b, Bottom). The parallel connection of the p-i-n SiNW PV elements was further compounded in a serial connection (Figure 4c, Top), and both  $V_{oc}$  and  $P_{max}$  scaled with the number of PV elements in series (Figure 4c, Bottom), while Isc matched the lowest value of the individual PV element. The photovoltaic properties of these as-grown SiNW PV elements are tabulated in Figure 4d. Hence, in principle, the output  $I_{sc}$ ,  $V_{oc}$ , and  $P_{\rm max}$  of the SiNW PV elements can be further increased and tailored for specific applications by simply changing the electrode design. Moreover, since our approach can precisely control the properties of these PV elements during synthesis, it provides a well-controlled platform for the study and optimization of p-i-n SiNW PV elements in terms of the diameter of the SiNWs, the length and dopant concentration of the p-, i-, and n-type segments, the catalyst for the SiNW growth, and surface passivation of the SiNWs.

In summary, we have demonstrated a novel and simple DGND method to directly grow NW-based functional devices consisting of both homogeneous and axially modulated heterogeneous NWs with controlled spacing and electrical

## NANOLETTERS

connections. With the DGND method, we have successfully grown several NW-based devices, including resistors, diodes, OR and AND diode logic gates, and scalable PV elements with high uniformity, reproducibility, and performance comparable to that of similar devices fabricated by severing NWs from their growth substrates. In addition, the DGND method can be extended to grow NW devices consisting of various materials, such as Si/SiGe, GaAs/GaP, and InAs/InP heterogeneous nanowires. As such, even more sophisticated functional devices can be realized by integrating diverse NWs during the growth step to realize large-scale NW-based electronic, photonic, and biosensing applications.

Acknowledgment. D.R.K acknowledges support from the Link Foundation Energy Fellowship. X.L.Z. acknowledges support from the Center of Integrated System at Stanford University and Center on Nanostructuring for Efficient Energy Conversion, an Energy Frontier Research Center funded by the U.S. Department of Energy, Office of Science, Office of Basic Energy Sciences under Award Number DE-SC0001060. The authors also thank Prof. Yi Cui at Stanford University for sharing the solar simulator and Pratap M. Rao for proofreading the manuscript.

**Supporting Information Available.** Description of detailed materials and methods used in this work. This material is available free of charge via the Internet at http://pubs.acs.org.

#### **REFERENCES AND NOTES**

- (1) Lieber, C. M. MRS Bull. 2003, 28, 486–491.
- (2) Law, M.; Goldberger, J.; Yang, P. D. Ann. Rev. Mater. Res. 2004, 34, 83–122.
- (3) Yan, R. X.; Gargas, D.; Yang, P. D. Nat. Photonics 2009, 3, 569– 576.
- Cui, Y.; Wei, Q. Q.; Park, H. K.; Lieber, C. M. Science 2001, 293, 1289–1292.
- (5) Kim, D. R.; Zheng, X. L. Nano Lett. 2008, 8, 3233-3237.
- (6) Kempa, T. J.; Tian, B. Z.; Kim, D. R.; Hu, J.; Zheng, X. L.; Lieber, C. M. Nano Lett. 2008, 8, 3456–3460.
- (7) Kim, D. R.; Lee, C. H.; Zheng, X. L. Nano Lett. 2009, 9, 1984– 1988.
- (8) Tian, B. Z.; Zheng, X. L.; Kempa, T. J.; Fang, Y.; Yu, N.; Yu, G.; Huang, J.; Lieber, C. M. *Nature* **2007**, *449*, 885–890.

- (9) Huang, Y.; Duan, X. F.; Cui, Y.; Lauhon, L. J.; Kim, K.-H.; Lieber, C. M. Science 2001, 294, 1313–1317.
- (10) Huang, Y.; Duan, X. F.; Wei, Q. Q.; Lieber, C. M. Science 2001, 291, 630–633.
- (11) Yu, G. H.; Cao, A. Y.; Lieber, C. M. Nat. Nanotechnol. 2007, 2, 372– 377.
- (12) Fan, Z. Y.; Ho, J. C.; Jacobson, Z. A.; Yerushalmi, R.; Alley, R. L.; Razavi, H.; Javey, A. *Nano Lett.* **2008**, *8*, 20–25.
- (13) Goldberger, J.; Hochbaum, A. I.; Fan, R.; Yang, P. D. Nano Lett. 2006, 6, 973–977.
- (14) Liu, Y.; Chung, J.; Liu, W. K.; Ruoff, R. Y. J. Phys. Chem. B 2006, 110, 14098–14106.
- (15) Wagner, R. S.; Ellis, W. C. Appl. Phys. Lett. 1964, 4, 89-90.
- (16) After NWs impinge on the opposite electrode, secondary NWs may grow backward, typically at an off-normal angle.<sup>17</sup> Hence, the distance between the electrodes is designed to be large enough to prevent secondary NWs from reaching the opposite electrode.
- (17) Islam, M. S.; Sharma, S.; Kamins, T. I.; Williams, R. S. Nanotechnology 2004, 15, L5–L8.
- (18) He, R. R.; Gao, D.; Fan, R.; Hochbaum, A. I.; Carraro, C.; Maboudian, R.; Yang, P. D. Adv. Mater. 2005, 17, 2098–2102.
- (19) The devices were mounted on a chip carrier, and the Si electrodes over which the SiNWs are bridged were Al wire-bound to the contact-pads of the chip carrier. The *I*-V curves were recorded using a semiconductor analyzer (Keithley, model SCS 4200). The light response of the SiNW photovoltaic devices was measured using a standard hemispherical solar illumination (Newport) with air mass global, AM 1.5G filter, and illumination intensity of 100 mW/cm<sup>2</sup>.
- (20) Kamins, T. I. IEEE Trans. Electron Devices 2008, 55, 3096-3106.
- (21) Chaudhry, A.; Ramamurthi, V.; Fong, E.; Islam, M. S. Nano Lett. 2007, 7, 1536–1541.
- (22) The diode quality factor (*n*) was extracted from the dark I-V curve using the ideal diode equation,  $\ln(I) = (q/nkT)V + \ln(I_0)$ , where *q* is the electronic charge, *k* is the Boltzmann constant, *T* is the temperature, and  $I_0$  is the saturation current.
- (23) In the logic gate testing, a 25 M $\Omega$  external resistor was added for the measurement to make the resistance of the p-type SiNW resistors comparable to the resistance of the diodes .
- (24) Tian, B. Z.; Kempa, T. J.; Lieber, C. M. Chem. Soc. Rev. 2009, 38, 16–24.
- (25) Fan, Z.; Razavi, H.; Do, J.-W.; Moriwaki, A.; Ergen, O.; Chueh, Y.-L.; Leu, P. W.; Ho, J. C.; Takahashi, T.; Reichertz, L. A.; Neale, S.; Yu, K.; Wu, M.; Ager, J. W.; Javey, A. *Nat. Mater.* **2009**, *8*, 648– 653.
- (26) The saturation current and parasitic resistances were extracted from the dark *I*–*V* data using the ideal diode equation.<sup>22</sup> The saturation current was 354.0 fA, the series resistance was 370.2 k $\Omega$ , and the shunt resistance was 159.9 G $\Omega$ .
- (27) Bachtold, A.; Hadley, P.; Nakanishi, T.; Dekker, C. Science 2001, 294, 1317–1320.

© 2010 American Chemical Society