## Selector Requirements for Tera-Bit Ultra-High-Density 3D Vertical RRAM

Zizhen Jiang<sup>1\*</sup>, Shengjun Qin<sup>1</sup>, Haitong Li<sup>1</sup>,

Shosuke Fujii<sup>1, 2</sup>, Dongjin Lee<sup>1, 3</sup>, Simon Wong<sup>1</sup>, and H.-S. Philip Wong<sup>1#</sup>

<sup>1</sup>Dept. of Electrical Engineering and Stanford SystemX Alliance, Stanford University, Stanford, CA 94305, U.S.A;

<sup>2</sup>Device Technology R&D Center, Toshiba Memory Corporation, Yokkaichi, 512-8550, Japan;

<sup>3</sup>Seminconductor R&D Center, 1, Samsungjeonja-ro, Hwaseong-si, Gyeonggi-do 18848, South Korea;

E-mail: \*jiangzz@stanford.edu, #hspwong@stanford.edu.

Abstract: Selector requirements for tera-bit class, ultra-highdensity 3D vertical resistive random access memory (VRRAM) are presented, including practical design considerations such as array efficiency (AE), pillar driver transistors (pillar drivers), and wire/metal plane resistances. We design a novel chip architecture that is different from 3D NAND: (a) separated, square and large wordplane (WP) connected by global wordplane connections (WPC) within a block to minimize influence of leakage currents, (b) compact staircase. An accurate, computationally efficient resistor network is developed to model the parasitic resistances of the architecture. Through the resistor network simulations, selector requirements for 3D VRRAM are examined. To achieve tera-bit class 3D VRRAM with density higher than the most advanced 3D NAND flash (> 4.3 Gb/mm<sup>2</sup>), selector nonlinearity (NL)  $\geq 10^2$  is required.

**I. Introduction:** Resistive random access memory (RRAM) offers bit-alterability, direct over-write, fast programming speed (< 10 ns), and low energy consumption (< pJ) for high-density, on-chip data storage [1]. To compete with the most advanced 3D NAND flash (768 Gb and 4.3 Gb/mm<sup>2</sup>) [2-4], suitable chip architectures for 3D VRRAM [5-8] need to be identified. Selectors are required to reduce leakage currents and increase array size, AE, and bit-density [9-11]. This paper presents an architecture for tera-bit class ultra-high-density 3D VRRAM and analyzes the selector requirements.

II. Chip Architecture: The selector requirements must be analyzed in the context of the chip architecture. Fig. 1 shows the floor plan of a 3D VRRAM that achieves 1 Tbit and 4.6 Gb/mm<sup>2</sup>. There are 64 planes, each paired with a row decoder. 512 blocks are vertically aligned in each plane. Fig. 2 shows that each block has 64 layers and is further divided into 8 arrays, and each array has 4 M RRAM cells. The bitline (BL) controller and additional peripheral circuits are at the bottom of the chip. Row decoders and the BL controller guarantee random bit access. Each row decoder can arbitrarily select one wordline (WL) and one WPC. Each WPC is connected to a specific layer of WPs in a block. WPC are placed on top of the arrays, and are wide and tall with low resistivity (0.025  $\Omega \cdot \mu m$  [12]). WLs and WPCs run the entire horizontal length of each plane. BLs run the entire vertical length of each plane. The BL controller and the peripheral circuits can sense one or multiple BLs. Fig. 3-4 show the 3D and top view of an array within a block. FinFETs underneath the array are used as pillar drivers. Hexagonal pillar pattern maximizes the areal density. In 3D NAND, the word line can select only four rows of cells in the same layer. In this 3D RRAM architecture, the WP can select a large array of cells. Using a larger array size or more arrays in each block can reduce the number of planes and the number of decoders, and therefore maximizes AE. Additionally, square arrays (#WL = #BL) are preferred to lower the parasitic WP resistance for accessing the worst-case selected cell. Because the WP is large and square (in contrast to 3D NAND), a compact staircase [13] (Fig. 3) can be used to connect the WP to the corresponding WPC, which further increases AE.

**III.** Pillar Driver: FinFETs [14-17] are chosen for the pillar drivers due to their higher saturation current and larger pillar areal density (Fig. 5). The minimum unit cell area is determined by the gate pitch and metal pitch (since VRRAM pillar can be smaller than NAND); it can be reduced to  $12 \text{ F}^2$ using a single-fin pillar driver using 7 nm FinFET design rules [17], potentially enabling densities of 10 Gb/mm<sup>2</sup>. To simplify the following analysis, the more relaxed two-fin layout (Fig. 6) is applied. With the driver saturation current <50  $\mu$ A, Low <u>Resistance State</u> (LRS) > V<sub>DD</sub>/50  $\mu$ A is required. IV. Modeling: A resistor network is built to simulate the worst-case scenarios (Fig. 7). The network captures all leakage paths of the arrays within a block. The WP resistances are obtained by 2D field solver (Sentaurus) simulations (Fig. 8). The selector and the RRAM (1S1R) are sandwiched between the WP and the metal pillar (Fig. 9). The 1S1R is simplified as a voltage-dependent resistor. LRS is the equivalent resistance of 1S1R at V<sub>DD</sub>, while Unselected <u>R</u>esistance <u>State</u> (URS) is the equivalent resistance at  $0.5V_{DD}$ (Fig. 10) [18]. NL of 1S1R is defined as the ratio between URS and LRS. To simulate (Table I) a mega-bit array in a computationally efficient manner, we simplified the 64-layer network to 2-layer equivalent network (Fig. 11). The network is applicable to both write and read programming with < 2%error verified for sub-Mb arrays (Fig. 12).

V. Selector Requirements: Using the resistor network, we explore the number of WLs and BLs in each array and the numbers of arrays, blocks, and planes that meet the storage capacity and the bit-density requirements. The bit-density calculation takes into account the areas of the decoders, the controller, and peripheral circuits, which are estimated to be the same as those of 3D NANDs [4]. To compete with the density of 3D NAND flash (4.3 Gb/mm<sup>2</sup>) while achieving adequate read/write margins (criteria in Table I) requires LRS = 1 M $\Omega$  and NL  $\geq$  10<sup>2</sup> (Fig. 13), yielding 4.6 Gb/mm<sup>2</sup> for single-bit per cell storage. This high density is attained because of smaller pillar dimensions and more compact staircase of 3D VRRAM, as compared to 3D NAND designs. Higher NL and multi-level programming of RRAM devices can provide even higher density (6.3 Gb/mm<sup>2</sup>). Segmented read (not reading all BLs simultaneously, trading off bandwidth/latency) and bias optimization can loosen the 1S1R requirements. The design specifications, the resistances and the resistivities used in the simulation are summarized in Table II and Table III.

**VI. Conclusion:** We present 1) a 3D VRRAM architecture for tera-bit class storage competitive with 3D NAND; 2) a 3D VRRAM-specific architecture that significantly losens 1S1R requirements for high-density storage; 3) an accurate and computationally efficient resistor network. Single-bit/cell, tera-bit class high-density (> 4.3 Gb/mm<sup>2</sup>) 3D VRRAM is achievable for LRS = 1 M $\Omega$  and selector NL  $\geq$  10<sup>2</sup>.

Acknowledgement: This work is supported in part by Stanford NMTRI and the Samsung Electronics' University R&D program. Reference: [1] <u>Stanford Memory Trends;</u> [2] Tanaka, ISSCC '16; [3] Kim, ISSCC '17; [4] Yamashita ISSCC, '17; [5] Baek, IEDM '11; [6] Chien, VLSI '12; [7] Chen, IEDM '12; [8] Liu, ISSCC '13; [9] Kim, VLSI '12; [10] Lee, VLSI '12; [11] Cha, IEDM '13; [12] Lee, IEDM '16; [13] Chen, IEDM '12; [14] Stanford CMOS Technology Scaling Trend; [15] Yang, EDL '08; [16] Wu, VLSI '17; [17] ASU, ASAP, 7 nm PDK; [18] Govoreanu, ICICDT '15. Metal Pillar Electrode Wordplane Connection (WPC)



Fig. 1. Floor plan of a 3D VRRAM chip of 1 Tbit, 4.7 Gb/mm<sup>2</sup>



Fig. 4. Top view of 3D VRRAM array.



(a

WP resistances Sentaurus simulates.



BL

2%

Ru

Fig. 12. Relative errors of

full and reduced resistor

respectively.

relative errors are below



Voltage (V) Fig. 10. Characteristics of typical selector (1S), RRAM (1R), and 1S1R devices.





Fig. 2. Schematic of 3D arrays in a block. Low resistance WPC connects with all arrays of a layer.

(FP

S

Saturation

Pillar

ē





Pillar Driver: FinFE



Metal

Fig. 7. Schematic of a subcircuit module that captures the distributed resistances.

Transistor Technology Node (nm) Fig. 5. Pillar driver saturation current and areal density for various transistor technology nodes. Fig. 8. WP resistances are Data points for node > 22 nm indicate the equivalent transistor size scaled up from 7 nm simulated with various FinFET [17]. Vertical FET (VFETs) [15] or BEOL-compatible oxide semiconductor FET numbers of pillars. The (OSFETs, e.g. IGZO FET) [16] can be used if they can provide enough current for RRAM resistor network captures programming at the same areal density.

Table I. Bias conditions, corresponding 1S1R resistances and write/read criteria.						
Parameter	arameter Details		Write	Read		
V <sub>WPs</sub>	s selected WP applied voltage		V <sub>DD</sub>	0.8V <sub>DD</sub>		
V <sub>WPu</sub>	V <sub>WPu</sub> unselected WP applied voltage		$0.5V_{DD}$	0.5V <sub>DD</sub>		
V <sub>WLs</sub>	V <sub>WLs</sub> selected WL applied voltage		V <sub>DD</sub>	VDD		
V <sub>WLu</sub>	V <sub>WLu</sub> unselected WL applied voltage		0	0		
VBLs	V <sub>BLs</sub> selected BL applied voltage		0	0		
V <sub>BLu</sub>	V <sub>BLu</sub> unselected BL applied voltage		float	float		
D.,	selected 1S1R equivalent resistance	Ω	LRS	Read LRS: LRS		
кмs				Read HRS: HRS		
R <sub>Mu</sub>	unselected 1S1R equivalent resistance	Ω	URS	URS		
Write criteria: 1) $V_{WC} > 0.9V_{DD}$ ; 2) Pillar driver can provide enough current.						

Read criteria: 1)  $V_{WC} > 0.65 V_{DD}$ ; 2)  $I_{LRS} > 100 \text{ nA}$ ; 3)  $I_{LRS} > 5I_{HRS}$ .

Applied voltages for the worst-case cell analysis is shown in Fig. 4. Vwc is the voltage drop on the worst-case cell and ILRS and IHRS are the currents through the pillar driver when reading the worst-case cell at LRS and HRS respectively.



Fig. 13. LRS = 1 M $\Omega$  and NL  $\geq 10^2$  are required for tera-bit class 3D VRRAM with > 4.3 Gb/mm<sup>2</sup>. The maximum density is limited by LRS and the areas of the row decoders, BL controller and the additional peripheral circuits.

Fig. 11. Schematic of (a) full and (b) reduced resistor networks. The unselected WPs (WP1-WP<sub>N-1</sub>) can be combined as one equivalent WP. The resistances of the reduced network are provided in the schematic.

2	Table III. Resistance (R) and resistivity					
, ,	$(\rho)$ used in the simulation. The					
y	definition can be found in Fig. 7 (WP-1,					
	WP-2, and P) and Fig. 4 (BL and WL).					

,	/	6
	$R(\Omega)$	ρ (Ω·μm)
WP-1	54.4	0.2
WP-2	27.2	0.2
Р	0.57	0.042
BL	1.3	0.035
WL	7.5	0.064