

# Device and Circuit Interaction Analysis of Stochastic Behaviors in Cross-Point RRAM Arrays

Haitong Li<sup>®</sup>, *Student Member, IEEE*, Peng Huang<sup>®</sup>, *Student Member, IEEE*, Bin Gao<sup>®</sup>, *Member, IEEE*, Xiaoyan Liu, Jinfeng Kang<sup>®</sup>, *Senior Member, IEEE*, and H.-S. Philip Wong<sup>®</sup>, *Fellow, IEEE* 

Abstract—Stochastic behaviors of resistive random access memory (RRAM) play an important role in the design of cross-point memory arrays. A Monte Carlo (MC) compact model of oxide RRAM is developed and calibrated with experiments on various device stack configurations. With MC SPICE simulations, we show that an increase in array size and interconnect wire resistance will statistically deteriorate write functionality. Write failure probability (WFP) has an exponential dependence on device uniformity and supply voltage  $(V_{DD})$ , and the array bias scheme is a key knob. Lowering array  $V_{DD}$  leads to higher effective energy consumption (EEC) due to the increase in WFP when the variation statistics are included in the analysis. Random access simulations indicate that data sparsity statistically benefit write functionality and energy consumption. Finally, we show that a pseudo-subarray topology with uniformly distributed preforming cells in the pristine high-resistance state is able to reduce both WFP and EEC, enabling higher net capacity for memory circuits due to improved variation tolerance.

*Index Terms*—Compact model, cross-point array, Monte Carlo (MC), nonvolatile memory, resistive random access memory (RRAM), SPICE, statistical analysis, variability.

#### I. INTRODUCTION

**R**ESISTIVE random access memory (RRAM) is a promising building block of nonvolatile information storage systems for data-centric applications [1]–[4], leveraging its simple

Manuscript received July 13, 2017; revised September 26, 2017; accepted October 20, 2017. Date of publication November 1, 2017; date of current version November 22, 2017. This work was supported in part by the Member Companies through the Stanford Non-Volatile Memory Technology Research Initiative, STARnet SONIC, the NCN-NEEDS Program within the National Science Foundation under Grant 1227020-EEC, in part by Semiconductor Research Corporation, and in part by the National Natural Science Foundation of China under Grant 61421005 and Grant 61334007. The review of this paper was arranged by Editor X. Guo. (*Corresponding author: Haitong Li.*)

H. Li and H.-S. P. Wong are with Department of Electrical Engineering and Stanford SystemX Alliance, Stanford University, Stanford, CA 94305 USA (e-mail: haitongl@stanford.edu; hspwong@ stanford.edu).

P. Huang, X. Liu, and J. Kang are with Institute of Microelectronics, Peking University, Beijing 100871, China (e-mail: kangjf@pku.edu.cn).

B. Gao is with the Institute of Microelectronics, Tsinghua University, Beijing 100871, China.

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/TED.2017.2766046

structure, high performance, and good scalability [5]-[12]. Variability of RRAM characteristics imposes constraints on memory cell/array design, but also inspires new applications such as stochastic neuromorphic systems and physical unclonable function [13]-[15]. Hence, a deeper understanding of the device and circuit variability is essential to architect RRAM for memory and logic applications. Previous research efforts were mainly focused on the intrinsic device-level variability and corresponding physical mechanisms, which were correlated with the choice for the materials, stack configuration, as well as operation conditions [16]-[21]. Several arraylevel studies have analyzed the impact of typical device characteristics (without variability) on array write/read operations [22]-[27], while others further investigate the variability impact on read performance using simplified resistor models [28], [29]. These studies either used over-simplified device models that were not able to capture essential device behaviors or failed to incorporate cell variations into circuitlevel analysis. Thus, a cross-layer analysis that links the physical photograph of intrinsic device variability with circuit-level stochastic behaviors is still lacking. In this paper, we scrutinize the stochastic behaviors of cross-point RRAM arrays from the perspective of device and circuit interaction. Large-scale SPICE simulations are performed using a Monte Carlo (MC) compact model of RRAM, which is built upon a stochastic conductive filament (CF) evolution model and calibrated by device measurements. Through a suite of variation-aware circuit analysis, we probe into the array write functionality, reliability, energy, and random access behaviors in a statistical manner. The "translation" of variations from device level into circuit level is neither linear additive nor analytical, and larger arrays tend to "amplify" the circuit variations translated from device tails, especially for low-power embedded applications. This key observation renders the methodology in this paper essential for variation-aware design and optimization of RRAM arrays.

## II. MONTE CARLO COMPACT MODEL

The variability of CF geometry leads to the widely observed random variations of high-resistance states (HRSs, bit "0") and low-resistance states (LRSs, bit "1") [16]. Specifically, it has been shown that the resistance distributions of LRS ( $R_{LRS}$ )

0018-9383 © 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications\_standards/publications/rights/index.html for more information.



Fig. 1. MC RRAM model hierarchy: physical variability, compact model, and Verilog-A implementation.

and HRS ( $R_{\rm HRS}$ ) result from the fluctuations in the CF radius and the tunneling gap distance, respectively [16]–[18]. A physics-based compact model that captures device variability is required to investigate the circuit-level stochastic behaviors. Developing a method to efficiently incorporate the variations in a compact model is even more critical given the complexity of some of the in-memory computing circuits being designed [30]–[32]. Fig. 1 shows the model hierarchy, from physics of variability to Verilog-A subcircuit implementation of the compact model. Physical variability is described by the stochastic location of oxygen vacancies around the CF and the gap region. The variations of electrical characteristics of RRAM are then described by the intrinsic variability of CF geometry in terms of length and width. In the Verilog-A implementation, the median CF evolution is modeled by the hopping/ohmic paths as a deterministic subcircuit [33], while the stochastic CF geometry is modeled by an MC resistor as a variation subcircuit. For LRS, the MC resistor and deterministic CF part are in parallel, modeling the CF width variations. For HRS, the MC resistor is in series with the deterministic CF part, modeling the CF length or gap distance variations. The dominant equations that describe the deterministic CF evolution behaviors follow the same set as those in an experimentally calibrated compact model [33]–[35], and the variation subcircuit is calibrated using the statistical data from measurements. The MC compact model captures the essential variations in an efficient manner, while retaining the physics and accuracy of the deterministic part. The generality of MC variation subcircuit representation is confirmed by the measurements on a variety of RRAM devices, as shown in Fig. 2. The measured devices include (a)  $HfO_x$  RRAM, (b)  $HfO_x/TiO_x$  bi-layer RRAM, (c)  $HfO_x/TiO_x/HfO_x/TiO_x$ multilayer RRAM [36], (d)  $Ta_2O_5/TaO_{2-x}$  RRAM, (e) HfO<sub>x</sub> 3-D vertical RRAM [37], and (f)  $HfO_x/AlO_y$  3-D RRAM [38]. The fitting procedure for each type of device is as follows: statistical distributions of  $R_{LRS}$  and  $R_{HRS}$  are first obtained by

100-cycle SET/RESET measurements, with median and standard deviation (SD) extracted assuming Gaussian distributions. The deterministic subcircuit in the compact model captures the median values of measured RLRS and RHRS following the principle in [34]. To add the variations, the variation subcircuit, i.e., the MC resistor, takes the extracted SD values as an input parameter, and generates normal distributions through statistical MC simulations in HSPICE [39]. Note that the distributions in (a)-(f) present different curvatures and tails, in both the experimental and modeled data. For experiments, the statistical distribution results from the intrinsic randomness of CF position, size, and even morphology. The measured distributions may keep varying with more cycles involved (if insufficient samples are measured initially, or if some irreversible changes in the RRAM occur, such as endurance cycling degradation). For modeling, HSPICE uses nonidentical random seeds to generate specified distributions from device-to-device (D2D), which mirrors such dynamics of tails and curvatures observed in our measurements. This model formulation enables the compact model to keep its analytical nature for modeling both deterministic and stochastic behaviors efficiently, which further enables us to conduct the array-level circuit/device interaction analysis. A case study using the device characteristics in Fig. 2(c) is performed and discussed in the following sections.

### **III. STOCHASTIC BEHAVIORS IN RRAM ARRAYS**

To illustrate how RRAM variations are "translated" into the circuit-level stochastic behaviors,  $n \times n$  cross-point array structure without selection devices is used as an example. Fig. 3 illustrates the analysis framework incorporating the measured/modeled RRAM variations. In the following simulations, the technology node is assumed to be 22 nm for cross-point arrays. Metal wires have a 44-nm pitch, an aspect ratio of  $\sim 2$ , and a sheet resistance of 1.405  $\Omega$ /square. The capacitance of the wires is 1.045 fF/ $\mu$ m. Therefore, in the array model, wire resistance ( $R_{wire}$ ) is 2.81  $\Omega$ /cell and wire capacitance (Cwire) is 0.046 fF/cell [40]. RRAM MC model is calibrated to the experimental measurements of the device in Fig. 2(c). A worst case scenario is adopted, where the farthestcorner selected cell is in HRS and all the unselected cells are in LRS [22]. V/2 scheme and V/3 scheme, the two major bias schemes for cross-point RRAM arrays, are used for write operations

$$V/2: V_{SWL} = V_{DD}, V_{SBL} = 0, V_{UWL} = V_{UBL} = V_{DD}/2$$
(1)

$$V/3: V_{SWL} = V_{DD}, \quad V_{SBL} = 0, \quad V_{UWL} = V_{DD}/3$$
$$V_{UBL} = 2V_{DD}/3. \tag{2}$$

With 1000-cycle MC simulations in HSPICE for each device/circuit configuration, three aspects of stochastic behaviors in cross-point RRAM arrays are investigated: write functionality, reliability, and energy consumption. Random access simulations are conducted additionally to analyze write operations on 64-kb arrays with D2D variations, which probe into the array stochastic behaviors at a higher level.



Fig. 2. Measured (symbols) and modeled (lines) statistical distributions of  $R_{HRS}$  and  $R_{LRS}$  on a variety of oxide-based RRAM devices, including (a) HfO<sub>x</sub> RRAM, (b) HfO<sub>x</sub>/TiO<sub>x</sub> bilayer RRAM, (c) HfO<sub>x</sub>/TiO<sub>x</sub>/HfO<sub>x</sub>/TiO<sub>x</sub> multilayer RRAM, (d) Ta<sub>2</sub>O<sub>5</sub>/TaO<sub>2-x</sub> RRAM, (e) HfO<sub>x</sub> 3-D vertical RRAM, and (f) HfO<sub>x</sub>/AlO<sub>y</sub> 3-D vertical RRAM. Each inset illustrates the material stack configuration for the measured samples.



Fig. 3. Schematic of a cross-point RRAM array and the corresponding framework for device and circuit interaction analysis [selected word line (SWL); unselected word line (UWL); selected bitline (SBL); unselected bitline (UBL); WAV; and WFP].

## A. Write Functionality

Write access voltage (WAV) is defined as the actual voltage drop on the selected cell in a memory array, which is lower than the array voltage supply  $V_{DD}$  due to interconnect IR drop [35], [41]. Fig. 4 shows the variation-aware assessment of cross-point RRAM arrays. Statistical distributions of WAV for various array sizes are obtained by simulating write operations under the aforementioned V/2 scheme ( $V_{DD} = 2.6$  V), as shown in Fig. 4(a). The WAV distributions result directly from the device-level resistance variations. Correspondingly, the difference in specific resistance patterns due to device resistance variations are "translated" to differences in sneak path configurations and IR drop along interconnect wires. Thereby, WAV diverges from its nominal value. Fig. 4(a)shows that WAV for 4-kb array has a tight distribution and a higher median value, whereas the distribution tends to spread out in larger arrays. This is mainly because the possible number of configurations of either sneak paths or data patterns grows exponentially with array size. This observation, on the other hand, implies that the "translation" of variations

from device measurables (e.g., R<sub>LRS</sub> and R<sub>HRS</sub>) to circuit outputs (e.g., WAV) is nonlinear. Therefore, MC simulation framework is necessary to help visualize and quantify such translation and interaction. Fig. 4(b) shows that using V/3scheme results in relatively higher median WAV but worse distributions compared with V/2 scheme. This illustrates the dominated role of unselected cells (cross-points of all the unselected word lines (WLs) and bit lines (BLs)) in WAV distributions for the V/3 scheme write operation. In V/3scheme, all the unselected cells have biases near  $V_{DD}/3$ . In comparison, the unselected cells in V/2 scheme have near-zero biases, which reduces the impact of stochastic configurations of sneak paths on WAV distributions. Such difference between V/3 and V/2 schemes becomes more significant in larger arrays, as indicated by Fig. 4(c). In addition to the scaling up effect of array sizes, the impact of interconnect scaling down is quantified as well. Fig. 5(a)shows the statistical distributions of WAV as interconnect wire resistance increases due to scaling-induced scattering and skin effects [40], [41]. The median shift with the increase in wire resistivity is attributed to the degradation of IR drop along the selected signal path. SD of the WAV is extracted and normalized, as shown in Fig. 5(b). The largest  $R_{\text{wire}}$  does not necessary correspond to the widest distributions. This trend is in line with the median's shift toward lower write margin shown in Fig. 5(a). Specifically, the variations of RRAM cells become less important as  $R_{\text{wire}}$  increases with larger IR drop, and thus the WAV distributions tend to become tighter (as  $R_{\text{wire}}$  variation is not included in the model).

## B. Write Reliability

Besides the write functionality discussed above, array reliability in terms of statistical write failure behaviors is also highly dependent on the interaction between device variations and circuit conditions. Write failure probability (WFP) is



Fig. 4. Variation-aware write functionality assessment of  $n \times n$  cross-point RRAM arrays. (a) Statistical distributions of WAV for the worst case selected cell with various array sizes. The median WAV decreases and the distribution diverges as array size increases. Each spread is generated from 1000 cycles. (b) Statistical distributions of WAV under different bias schemes. *V*/3 scheme provides higher median WAV as well as higher variance, whereas *V*/2 scheme leads to a tighter distribution. (c) Comparison of WAV variance between *V*/2 and *V*/3 schemes as a function of array size. The variance induced by *V*/3 scheme increases rapidly with larger arrays.



Fig. 5. Impact of interconnect wire resistance on the WAV distributions.(a) Statistical WAV distributions of a 4-kb array as wire resistance scales. Interconnect scaling will push the distributions toward a lower margin.(b) WAV variance as a function of the increase in wire resistivity due to scaling.

quantified by simulating SET operations to analyze such dependence in cross-point RRAM arrays. For other data patterns, WFP analysis of RESET operations follows the same principles as SET operations. A write failure event occurs when the access voltage is not sufficient to switch (i.e., SET/RESET) the selected RRAM cell. And WFP is defined as the ratio of failed write events to total write events. As shown in Fig. 6(a), the WFP induced by devicelevel variations generally increases with larger array sizes. V/3 scheme has lower WFP compared with V/2 scheme. This is mainly due to higher median WAV in the V/3 scheme even though the V/3 scheme has relatively higher degree of variance. Such higher variance also leads to a rapid increase in WFP as array size scales up. High median voltage stress in V/3 scheme might cause earlier endurance failure [42], whereas the low-median low-variance V/2 scheme could lead to better endurance performance. There are tradeoffs between different reliability metrics such as WFP and endurance. Fig. 6(b) shows the impact of device uniformity on WFP, where the median is fixed and the variation coefficient (VC) (ratio of SD to mean  $\sigma/\mu$ ) of  $R_{LRS}$  is varied for a sensitivity analysis. It is shown that a 44% increase in VC of  $R_{LRS}$ distributions leads to  $16 \times$  and  $43 \times$  increase in WFP under V/2 scheme and V/3 scheme, respectively. Hence, crosspoint arrays biased using the V/3 scheme is more sensitive to RRAM variations as compared to the V/2 scheme. Under both bias schemes, a linear VC improvement in resistance uniformity will be able to provide an exponential decrease in WFP, suggesting that there is a broad optimization space for device engineering [36], [43], [44]. In addition, WFP is closely related to the supply voltage for RRAM arrays. As shown in Fig. 6(c) linearly lowering the supply voltage causes an exponential increase in WFP for both bias schemes. A 20% decrease in array  $V_{\rm DD}$  results in 12× and 10× increase in WFP under V/2 scheme and V/3 scheme, respectively. Higher  $V_{\rm DD}$  lowers WFP, but may raise other reliability concerns such as endurance and write disturbance on half-selected cells in cross-point arrays [45]. These results and tradeoffs imply the importance of adaptive write circuitry and error correction. It is worth noting that the absolute values of WFP do not exactly correspond to the bit error rates in real memory systems. This is merely because bit error rate (with a unit of ppm/ppb) is based on  $>10^6$  monitored events whereas WFP (with a unit of %) is based on full-circuit MC simulations with  $10^3$  samples. Therefore, given specific device characteristics, the circuit conditions (e.g., the supply voltage) are chosen to quantify WFP at a level commensurate with the size of the MC samples used. By linearly sampling  $V_{DD}$ , WFP can be monitored in a wide range and be further extrapolated to the real system specifications.

#### C. Energy Consumption

Energy efficiency is one of the major design objectives for architecting nonvolatile memory subsystems [1]. A deeper analysis from the statistical perspective is essential but rarely provided. Using MC simulations in HSPICE, the total energy consumption during write operations is obtained and analyzed. As shown in Fig. 7(a), device variations also result in a significant spread of energy consumption at the memory array level, which can lead to substantial degradation in energy efficiency. For instance, in 1-kb arrays biased under V/2 scheme, a 38% deviation below nominal  $R_{LRS}$  of unselected cells results in a  $45 \times$  deviation above nominal array energy consumption. Compared with the V/2 scheme, the V/3 scheme shows an order of magnitude higher energy consumption on average, mainly due to more sneak paths among unselected cells. The leakage current through these unselected cells with near  $V_{\rm DD}/3$  bias contributes substantial static energy consumption. Since the major variation source for these MC simulations is the worst case array resistance pattern with cell resistance



Fig. 6. Quantitative analysis of write failure behaviors in cross-point RRAM arrays. (a) WFP as a function of array size and bias scheme. Each probability is obtained from 1000-cycle operations. (b) Impact of device uniformity on WFP of a 16-kb array under V/2 and V/3 schemes. Inset illustrates how the VCs correspond to  $R_{LRS}$  distributions. (c) WFP of a 16-kb array increases exponentially under V/2 and V/3 schemes as array  $V_{DD}$  decreases.



Fig. 7. Array energy consumption from a statistical perspective. (a) Statistical distributions of total energy consumption during array write operations. Each spread contains data from 1000 cycles. (b) Comparison of the average energy and effective energy per cycle as a function of array  $V_{DD}$  under V/2 scheme. The EEC reversely increases under low array  $V_{DD}$ . (c) EEC as a function of array size and bias scheme. V/2 scheme leads to lower EEC compared with V/3 scheme.

variability, the tails in energy consumption distributions correspond to the outliers of static energy due to unselected cells with abnormally low resistances. A missing piece in the analysis above is the write failure statistics. Statistically speaking, the energy consumption during failed write events is wasted. WFP should be taken into account to provide a metric for an effective energy consumption (EEC), which can be defined as

$$EEC = \frac{Average Eenergy}{1 - WFP} (J/op).$$
(3)

Fig. 7(b) compares the average energy and EEC under V/2 scheme for a range of array  $V_{DD}$ . The average energy consumption decreases with V<sub>DD</sub> as expected, whereas the EEC first drops and then rises. This is attributed to the low- $V_{\text{DD}}$ -induced write failure. EEC can be roughly thought of the actual "work" required for each successful write operation. Even though the specific values of such "work" may change if error correction, adaptive write, or other techniques are used in the peripheral circuits, the key point of the analysis here still holds: as long as there exist failure events induced by intrinsic variability, there will be extra energy overhead. Fig. 7(c) shows the comparison between V/2 scheme and V/3 scheme in terms of EEC. It is shown that V/2 scheme is more energy efficient with an order of magnitude lower ECC than V/3 scheme. This is a race condition where V/2 scheme has relatively higher WFP but much lower leakage-induced static energy. The net effect of such interaction leads to lower EEC under V/2

scheme, again indicating the predominant role of unselected cells in overall energy efficiency. As array size increases from 1 to 16 kb, the leakage paths under V/3 scheme result in even larger spread of energy consumption and the rapid increase in WFP, which is reflected by the  $>10\times$  increase in EEC.

# D. Random Access Statistics

Capturing device variations efficiently in the MC RRAM model enables investigations of random access operations at the array level, which is a critical step toward chip-level screening and analysis. As a case study, 1024 random access write operations on a 64-kb array are simulated, where the last bits of the 8-b words are accessed every eighth row in the whole array, as illustrated by Fig. 8(a). First, bit "1"s and "0"s are randomly and equally initialized in the 64-kb array with resistance value variations incorporated by the model. Then, WAVs are simulated for the 1024 accessed cells, as recorded in Fig. 8(b). It can be observed that the WAV generally tends to decrease as the accessed location gets farther away from voltage supply, with fluctuations around a certain range of rows and columns that are being accessed. Such behaviors can be quite important for array-level write verification, yet they could not be captured without variation-aware modeling. More complex and realistic scenarios would have various levels of data sparsity (percentage of "1"s). Corresponding analyzes are performed by mapping a different sparsity into the array data patterns and simulating cell-by-cell write operations. As shown



Fig. 8. Random access simulations at the array level enabled by the MC RRAM model. (a) In a 64-kb array, the last bits of the 8-b words (every eighth row) are accessed during simulations (1024 writes in total). (b) WAVs on the accessed cells following an address sequence of (8x, 8y), where x is from 1 to 32 (word line (WL) select) and y is from 1 to 32 (bit line (BL) select). Bit "1"s and "0"s are randomly and equally mapped within the 64-kb array, with D2D resistance value variations included. (c) Statistical distributions of WAV in the 64-kb array with various levels of data sparsity (percentage of "1"s) initialized.



Fig. 9. (a) Simulated write energy map attained from a 64-kb array (1024 cells accessed in total). Bit "1"s and "0"s are randomly and equally distributed. (b) Statistical distributions of write energy consumption in the 64-kb array with different levels of data sparsity (percent of "1"s) initialized.

in Fig. 8(c), D2D statistical distributions of WAV are attained over a wide range of array data sparsity. The WAV degrades less if when bit "0"s are dominant in array data patterns, which is owing to the reduced leakage current and therefore wire IR drop in the crossbar arrays. It is shown that with D2D resistance variations considered, there is an additional decrease in WAV for all cases, and the difference becomes larger when bit "1"s become dominant in array data patterns. Changing sparsity from 50% to 10% or 1%, the WAV is greatly improved. This indicates that data coding might be a useful or even necessary tool for RRAM system management. In addition to write functionality during random accesses across the 64-kb array, the energy consumption per access is attained for the equal "0"/"1" data pattern. Because of various sources of variations such as location and resistance, the array energy consumption per access depends not only

on the accessed cell characteristics (e.g., resistance value) but also on the location of the cell and its spatial relationship with adjacent blocks. Therefore, obtaining the energy consumption map during the random accesses is the most direct way to visualize and analyze the array status. Fig. 9(a) shows such an energy consumption map with respect to cell locations during random access write operations. Access-to-access difference of energy consumption can be observed from the plot. This is due to device-level variations and the resulting array-level, location-based variations. It can be seen that peak energy events occur along the 64th column of the 64-kb array. The specific array data pattern and the cell resistances play a joint role in such results. In addition, impact of data sparsity has big impact on the array-level energy consumption. As shown in Fig. 9(b), operating the RRAM arrays with 1% data sparsity leads to  $>10\times$  write energy reduction, statistically instead of ideally, compared with 50% "0"/ "1" data patterns. This can be explained by the higher cell resistances and changes in sneak paths, which result in lower leakage-induced static energy.

# IV. ARRAY OPTIMIZATION: CASE STUDY AND GUIDELINES

Based on the understanding of the stochastic behaviors in cross-point RRAM arrays, a case study for array optimization is performed. It was shown that uniformly distributed insulating (i.e., preforming high resistance) cells in RRAM arrays are able to help restrain sneak paths and thus reduce leakage current [45], [46]. Here, we consider such design's tolerance to variations. Fig. 10(a) shows the schematic of the pseudosubarray (PSA) topology, which is inspired by the partition of subarrays in a memory bank [47]. Since the working cell distribution is uniform in both WL and BL directions, memory subsystem design does not require fundamental changes except for the address encoding/decoding. Write operations on 64-kb arrays with 4-V  $V_{DD}$  are simulated. As shown in Fig. 10(b), 4 V is insufficient for the write operations on full-size 64-kb arrays, with very high WFP. In contrast, the optimized PSA topology has significantly reduced WFP under the same  $V_{\rm DD}$  and bias schemes for 64-kb arrays. This is mainly because the uniform pattern of insulating cells effectively constrains the possible number of sneak path configurations,



Fig. 10. Case study of a variation-tolerant PSA topology for cross-point RRAM arrays. (a) Schematic of PSA topology where preforming cells are uniformly distributed. (b) Comparison of PSA topology and full-size cross-point array in terms of WFP (array size is 64 kb and  $V_{DD}$  is 4 V). PSA topology significantly lowers the WFP by restraining array-level variations induced by sneak paths. (c) Comparison of PSA topology and full-size cross-point array in terms of EEC. PSA topology enables higher energy efficiency due to improved write reliability and reduction of array leakage current. (d) Allowed memory net capacity under conventional full-size and PSA topologies given the fixed 1% WFP.



Fig. 11. Summary of design implications for RRAM memory arrays from a perspective of device and circuit interaction.

and thereby reduces the variations that are related to leakage current. Energy efficiency is also analyzed. As shown in Fig. 10(c), PSA topology reduces the EEC of 64-kb arrays by  $\sim 30 \times$  under V/2 scheme and  $\sim 33 \times$  under V/3 scheme. Improvement in EEC is a collaborative effect of lowered WFP and reduced static energy consumption. For cross-point RRAM arrays, the maximum allowed array size is usually limited by the write/read margin and write reliability of accessing individual cells [22]. A large array means large IR drop and reduced margin for WAV, leading to higher WFP. Variation-tolerant PSA topology is able to unlock the key limit factors of cross-point RRAM arrays, and therefore, may enable higher net capacity even after considering the nonprogrammable (unused) cells. Fig. 10(d) shows the allowed net capacity under conventional full-size and PSA topologies.  $V_{\text{DD}}$  is fixed as 4 V and the array sizes are screened to hit the target 1% WFP for each topology. The net capacity for PSA topology includes the capacity loss due to nonprogrammable cells, yet a higher net capacity is obtained over conventional design due to the significantly improved variation tolerance.

Optimization of RRAM-based memory systems relies on the understanding of device and circuit interaction with an emphasis on variations. Fig. 11 summarizes the cross-layer design efforts discussed throughout this paper, which can also serve as guidelines for variation-aware RRAM optimization. Owing to a collaborative effect of device properties, circuit topologies, and operation conditions, device-level variations are nonlinearly "translated" into circuit-level stochastic behaviors. These circuit behaviors are characterized by the statistics related to functionality, reliability, and energy. A full understanding of how device variability would affect these metrics will provide insights to guide device engineering. Holistically, the optimization space lies in the knowledgebased device tuning, architecture optimization, and tradeoffs between different metrics by circuit design knobs.

## V. CONCLUSION

Using an MC compact model of the RRAM, the device and circuit interaction analysis reveal the trend, dependence, and main contributors of stochastic behaviors in cross-point RRAM arrays. Scaling up of array size, scaling down of interconnect and  $V_{DD}$ , and choice of bias schemes and data sparsity, play dominant roles in array functionality, reliability, and energy consumption. V/3 scheme has lower WFP, but is also more sensitive to increased device variations. V/2 scheme is more energy efficient from a statistical perspective. More generally, for V/n bias schemes, a larger n gives a lower WFP at the cost of worse energy efficiency and sensitivity to device variations. Design implications inspired by the circuit behaviors and metrics tradeoffs are discussed throughout this paper and exemplified in the case study of array topology optimization. This paper provides a new optimization methodology for RRAM memory systems that require awareness of variations across all design layers.

### ACKNOWLEDGMENT

The authors would like to thank Z. Fang from IME, A\*STAR, Singapore, H.-Y. Chen from Stanford University, Stanford, CA, USA, and Z. Chen from Peking University, Beijing, China, for providing RRAM samples used in this paper.

#### REFERENCES

- H.-S. P. Wong and S. Salahuddin, "Memory leads the way to better computing," *Nature Nanotechnol.*, vol. 10, no. 3, pp. 191–194, Mar. 2015.
- [2] M. M. S. Aly *et al.*, "Energy-efficient abundant-data computing: The N3XT 1,000 x," *IEEE Comput.*, vol. 48, no. 12, pp. 24–33, Dec. 2015.
- [3] J. J. Yang, D. B. Strukov, and D. R. Stewart, "Memristive devices for computing," *Nature Nanotech.*, vol. 8, no. 1, pp. 13–24, Jan. 2013.

- [4] H. Li *et al.*, "A learnable parallel processing architecture towards unity of memory and computing," *Sci. Rep.*, vol. 5, Aug. 2015, Art. no. 13330.
- [5] R. Waser *et al.*, "Redox-based resistive switching memories— Nanoionic mechanisms, prospects, and challenges," *Adv. Mater.*, vol. 21 nos. 25–26, pp. 2632–2663, Jul. 2009.
- [6] B. Govoreanu *et al.*, "10×10 nm<sup>2</sup> Hf/HfOx crossbar resistive RAM with excellent performance, reliability and low-energy operation," in *IEDM Tech. Dig.*, Dec. 2011, pp. 729–732.
- [7] S. H. Jo, K.-H. Kim, and W. Lu, "High-density crossbar arrays based on a Si memristive system," *Nano Lett.*, vol. 9, no. 2, pp. 870–874, Jan. 2009.
- [8] H.-S. P. Wong et al., "Metal-oxide RRAM," Proc. IEEE, vol. 100, no. 6, pp. 1951–1970, Jun. 2012,
- [9] I. G. Baek *et al.*, "Realization of vertical resistive memory (VRRAM) using cost effective 3D process," in *IEDM Tech. Dig.*, Dec. 2011, pp. 737–740.
- [10] M.-J. Lee *et al.*, "A fast, high-endurance and scalable non-volatile memory device made from asymmetric Ta<sub>2</sub>O<sub>5-x</sub>/TaO<sub>2-x</sub> bilayer structures," *Nature Mater.*, vol. 10, pp. 625–630, Jul. 2011.
- [11] A. Kawahara *et al.*, "An 8 Mb multi-layered cross-point ReRAM macro with 443 MB/s write throughput," in *IEEE ISSCC Dig. Tech. Papers*, Feb. 2012, pp. 432–434.
- [12] T.-Y. Liu et al., "A 130.7 mm<sup>2</sup> 2-layer 32 Gb ReRAM memory device in 24 nm technology," in *IEEE ISSCC Dig. Tech. Papers*, Feb. 2013, pp. 210–211.
- [13] S. Yu et al., "Stochastic learning in oxide binary synaptic device for neuromorphic computing," *Frontiers Neurosci.*, vol. 7, p. 186, Oct. 2013.
- [14] M. Suri *et al.*, "Bio-inspired stochastic computing using binary CBRAM synapses," *IEEE Trans. Electron Devices*, vol. 60, no. 7, pp. 2402–2409, Jul. 2013.
- [15] A. Chen, "Utilizing the variability of resistive random access memory to implement reconfigurable physical unclonable functions," *IEEE Electron Device Lett.*, vol. 36, no. 2, pp. 138–140, Feb. 2015.
- [16] X. Guan, S. Yu, and H.-S. P. Wong, "On the switching parameter variation of metal-oxide RRAM—Part I: Physical modeling and simulation methodology," *IEEE Trans. Electron Devices*, vol. 59, no. 4, pp. 1172–1182, Apr. 2012.
- [17] A. Fantini *et al.*, "Intrinsic switching variability in HfO<sub>2</sub> RRAM," in *Proc. 5th IEEE Int. Memory Workshop (IMW)*, May 2013, pp. 30–33.
- [18] N. Raghavan *et al.*, "Modeling the impact of reset depth on vacancyinduced filament perturbations in HfO<sub>2</sub> RRAM," *IEEE Electron Device Lett.*, vol. 34, no. 5, pp. 614–616, May 2013.
- [19] S. Ambrogio et al., "Statistical fluctuations in HfO<sub>x</sub> resistive-switching memory: Part I—Set/reset variability," *IEEE Trans. Electron Devices*, vol. 61, no. 8, pp. 2912–2919, Aug. 2014.
- [20] S. Long *et al.*, "Cycle-to-cycle intrinsic reset statistics in HfO<sub>2</sub>-based unipolar RRAM devices," *IEEE Electron Device Lett.*, vol. 34, no. 5, pp. 623–625, May 2013.
- [21] L. Larcher *et al.*, "A compact model of program window in HfO<sub>x</sub> RRAM devices for conductive filament characteristics analysis," *IEEE Trans. Electron Devices*, vol. 61, no. 8, pp. 2668–2673, Aug. 2014.
- [22] J. L. Liang and H.-S. P. Wong, "Cross-point memory array without cell selectors—Device characteristics and data storage pattern dependencies," *IEEE Trans. Electron Devices*, vol. 57, no. 10, pp. 2531–2538, Oct. 2010.
- [23] A. Chen, "A comprehensive crossbar array model with solutions for line resistance and nonlinear device characteristics," *IEEE Trans. Electron Devices*, vol. 60, no. 4, pp. 1318–1326, Apr. 2013.
- [24] Y. Deng *et al.*, "RRAM crossbar array with cell selection device: A device and circuit interaction study," *IEEE Trans. Electron Devices*, vol. 60, no. 2, pp. 719–726, Feb. 2013.
- [25] L. Zhang, S. Cosemans, D. J. Wouters, G. Groeseneken, M. Jurczak, and B. Govoreanu, "Selector design considerations and requirements for 1 SIR RRAM crossbar array," in *Proc. IEEE 6th Int. Memory Workshop (IMW)*, May 2014, pp. 1–4.
- [26] S. Kim, J. Zhou, and W. D. Lu, "Crossbar RRAM arrays: Selector device requirements during write operation," *IEEE Trans. Electron Devices*, vol. 61, no. 8, pp. 2820–2826, Aug. 2014.
- [27] J. Zhou, K. H. Kim, and W. Lu, "Crossbar RRAM arrays: Selector device requirements during read operation," *IEEE Trans. Electron Devices*, vol. 61, no. 5, pp. 1369–1376, May 2014.
- [28] A. Chen and M.-R. Lin, "Variability of resistive switching memories and its impact on crossbar array performance," in *Proc. IEEE IRPS*, Apr. 2011, pp. MY.7.1–MY.7.4.

- [29] L. Zhang, S. Cosemans, D. J. Wouters, G. Groeseneken, M. Jurczak, and B. Govoreanu, "Cell variability impact on the one-selector one-resistor cross-point array performance," *IEEE Trans. Electron Devices*, vol. 62, no. 11, pp. 3490–3497, Nov. 2015.
- [30] M.-F. Chang *et al.*, "A 3T1R nonvolatile TCAM using MLC ReRAM with sub-1ns search time," in *IEEE ISSCC Dig. Tech. Papers*, Feb. 2015, pp. 1–3.
- [31] M. Prezioso, F. Merrikh-Bayat, B. D. Hoskins, G. C. Adam, K. K. Likharev, and D. B. Strukov, "Training and operation of an integrated neuromorphic network based on metal-oxide memristors," *Nature*, vol. 521, pp. 61–64, May 2015.
- [32] H. Li et al., "Four-layer 3D vertical RRAM integrated with FinFET as a versatile computing unit for brain-inspired cognitive information processing," in Proc. Symp. VLSI Tech., Jun. 2016, pp. 1–2.
- [33] H. Li, P. Huang, B. Gao, B. Chen, X. Liu, and J. Kang, "A SPICE model of resistive random access memory for large-scale memory array simulation," *IEEE Electron Device Lett.*, vol. 35, no. 2, pp. 211–213, Feb. 2014.
- [34] P. Huang *et al.*, "A physics-based compact model of metal-oxide-based RRAM DC and AC operations," *IEEE Trans. Electron Devices*, vol. 60, no. 12, pp. 4090–4097, Dec. 2013.
- [35] H. Li et al., "Variation-aware, reliability-emphasized design and optimization of RRAM using SPICE model," in *Proc. DATE*, Mar. 2015, pp. 1425–1430.
- [36] Z. Fang, H. Y. Yu, X. Li, N. Singh, G. Q. Lo, and D. L. Kwong, "HfO<sub>x</sub>/TiO<sub>x</sub>/HfO<sub>x</sub>/TiO<sub>x</sub> multilayer-based forming-free RRAM devices with excellent uniformity," *IEEE Electron Device Lett.*, vol. 32, no. 4, pp. 566–568, Apr. 2011.
- [37] H.-Y. Chen, S. Yu, B. Gao, P. Huang, J. Kang, and H.-S. P. Wong, "HfO<sub>x</sub> based vertical resistive random access memory for cost-effective 3D cross-point architecture without cell selector," in *IEDM Tech. Dig.*, Dec. 2012, pp. 20.7.1–20.7.4.
- [38] B. Gao et al., "3-D cross-point array operation on AlO<sub>y</sub>/HfO<sub>x</sub>-based vertical resistive switching memory," *IEEE Trans. Electron Devices*, vol. 61, no. 5, pp. 1377–1381, May 2014.
- [39] HSPICE Reference Manual, Synopsys Inc., Mountain View, CA, USA, 2013.
- [40] International Technology Roadmap for Semiconductors, ITRS, Denver, CO, USA, 2013.
- [41] J. Liang, S. Yeh, S. S. Wong, and H.-S. P. Wong, "Scaling challenges for the cross-point resistive memory array to sub-10 nm node—An interconnect perspective," in *Proc. IEEE IMW*, May 2012, pp. 1–4.
- [42] Y. Y. Chen et al., "Balancing SET/RESET pulse for >10<sup>10</sup> endurance in HfO<sub>2</sub>/Hf 1T1R bipolar RRAM," *IEEE Trans. Electron Devices*, vol. 59, no. 12, pp. 3243–3249, Dec. 2012.
- [43] B. Gao et al., "Oxide-based RRAM: Uniformity improvement using a new material-oriented methodology," in Proc. Symp. VLSI Tech., Jun. 2009, pp. 30–31.
- [44] J. Park et al., "Improved switching uniformity and speed in filamenttype RRAM using lightning rod effect," *IEEE Electron Device Lett.*, vol. 32, no. 1, pp. 63–65, Jan. 2011.
- [45] H. Li et al., "3-D resistive memory arrays: From intrinsic switching behaviors to optimization guidelines," *IEEE Trans. Electron Devices*, vol. 62, no. 10, pp. 3160–3167, Oct. 2015.
- [46] I. Vourkas, D. Stathis, G. C. Sirakoulis, and S. Hamdioui, "Alternative architectures toward reliable memristive crossbar memories," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 24, no. 1, pp. 206–217, Jan. 2016.
- [47] X. Dong, C. Xu, Y. Xie, and N. P. Jouppi, "NVSim: A circuit-level performance, energy, and area model for emerging nonvolatile memory," *IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.*, vol. 31, no. 7, pp. 994–1007, Jul. 2012.



Haitong Li (S'14) received the B.S. degree in microelectronics from Peking University, Beijing, China, in 2015, and the M.S. degree in electrical engineering from Stanford University, Stanford, CA, USA, in 2017, where he is currently pursuing the Ph.D. degree with the Department of Electrical Engineering.

His current research interests include in-memory computing and neuromorphic computing with resistive RAM.



**Peng Huang** (S'10) received the B.S. degree from Xidian University, Xi'an, China, in 2010, and the Ph.D. degree from Peking University, Beijing, China, in 2015.



**Jinfeng Kang** (SM'16) received the Ph.D. degree in solid-state electronics from Peking University, Beijing, China, in 1995.

He is currently a Professor with the Institute of Microelectronics, Peking University.



**Bin Gao** (S'08–M'14) received the B.S. degree in physics and the Ph.D. degree in microelectronics from Peking University, Beijing, China, in 2008 and 2013, respectively.

He is currently an Assistant Professor with the Department of Electrical Engineering, Tsinghua University, Beijing.



# Xiaoyan Liu received the Ph.D. degree in microelectronics from Peking University, Beijing, China, in 2001.

She is currently a Professor with the Institute of Microelectronics, Peking University.



**H.-S. Philip Wong** (F'11) received the B.Sc. degree (Hons.) from The University of Hong Kong, Hong Kong, the M.S. degree from Stony Brook University, Stony Brook, NY, USA, and the Ph.D. degree from Lehigh University, Bethlehem, PA, USA.

He joined Stanford University, Stanford, CA, USA, in 2004, as a Professor of electrical engineering, where he is currently the Willard R. and Inez Kerr Bell Professor with the School of Engineering.