# Nonvolatile Logic and *In Situ* Data Transfer Demonstrated in Crossbar Resistive RAM Array

Haitong Li, Zhe Chen, Wenjia Ma, Bin Gao, Peng Huang, Lifeng Liu, Xiaoyan Liu, and Jinfeng Kang

Abstract—For the first time, nonvolatile logic, memory, and communication are experimentally demonstrated all within a crossbar resistive random access memory (RRAM) array through the state interaction among RRAM cells. With all the array cells initialized to high resistance states, OR and NOT logic are measured as a proof of functional completeness for computation, with input and output data directly stored in the array. Following the same computation paradigm, *in situ* data transfer within the crossbar RRAM array is realized. The cell-to-cell communication is proved efficient by the measured resistance evolution of a row of RRAM cells during consecutive data transfer. Reliability characteristics, including endurance, retention, and disturbance are scrutinized for the robust computing systems.

Index Terms—Resistive random access memory (RRAM), nonvolatile logic, communication, crossbar array.

#### I. INTRODUCTION

ADICAL modifications to the current transistor-based R computing architecture are required to meet the increasing need of low-power and high-density data-centric information processing [1], [2]. To solve the scaling and leakage issues faced by the complementary metal-oxide semiconductor (CMOS) logic, nonvolatile memory devices are leading the way towards more efficient computing by functioning as logic devices in a nonvolatile manner [3], [4]. Following this technology path, several exciting explorations have been reported with diverse emerging memories, such as spin-based magnetic random access memory (MRAM) [5], [6], phase change memory (PCM) [7], and resistive random access memory (RRAM) [8]-[10]. Among these novel logic solutions, RRAM-based computing attracts much attention due to its high switching speed, low operation power, and compatibility to CMOS fabrication process [11]–[14]. More importantly, the simple structure of RRAM enables the realization of highly compact crossbar RRAM arrays with 4  $F^2$  cell area (F is the minimum feature size) [15]–[17], which is critical for the goal of localized massive data processing [1]. In addition, the direct communication in memory, which has been reported in MRAM [18], is also required to fully develop the potential of RRAM-based computing and thereby boost memory-centric

The authors are with the Institute of Microelectronics, Peking University, Beijing 100871, China (e-mail: lihaitong@pku.edu.cn).

Color versions of one or more of the figures in this letter are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/LED.2015.2481439



Fig. 1. (a) Photo image of the  $24 \times 24$  crossbar RRAM array used for the demonstration in this work. (b) Computation paradigm based on crossbar RRAM arrays. Resistance of RRAM cells (R<sub>LRS</sub> & R<sub>HRS</sub>) serves as the state variable ('1' & '0') for both input and output of logic operations, which enables logic cascading. Computation is performed under pulse operations.

information processing. However, the feasibility demonstration of nonvolatile logic and communication in crossbar RRAM arrays is still lacking. In this letter, we experimentally demonstrate nonvolatile logic, memory, and direct communication along a row of RRAM cells within a 4  $F^2$  crossbar array. From an architecture perspective, the 'integration' of memory, logic and communication in a nonvolatile system provides boundless possibilities for non-von Neumann computing architecture, in contrast to the previous works where the logic aspect was mainly addressed [5]–[10], [19], [20]; from an implementation perspective, the operations are demonstrated based on 4  $F^2$ crossbar RRAM arrays of the highest possible density, without series resistors or transistors involved [8], [10], [19], and the mismatch between volatile input and nonvolatile output mentioned in [9] is intrinsically eliminated for the cascadable computation.

#### II. NONVOLATILE LOGIC

A 24  $\times$  24 Pt (100 nm)/HfO<sub>x</sub> (3nm)/TiN (40 nm) crossbar RRAM array was fabricated for the demonstration in this work. The cell size is  $2 \times 2 \ \mu m^2$ . The photo image of a crossbar array is shown in Fig. 1(a), where the up/down pads for vertical lines are of the same structure and area with left/right pads, but are not captured in the image due to facility limit. More details about fabrication process and array functionality can be found in [21]. Electrical measurements were carried out using Agilent B1500A semiconductor parameter analyzer and Agilent B1530A waveform generator/fast measurement unit. A step-by-step forming procedure (with over 90% success rate) was employed to minimize the sneak leakage current, and the already formed devices were switched from low resistance (R<sub>LRS</sub>) to high resistance (R<sub>HRS</sub>) [22]. Computation paradigm based on the crossbar RRAM array is shown in Fig. 1(b), which will be used to illustrate the following

0741-3106 © 2015 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications\_standards/publications/rights/index.html for more information.

Manuscript received August 17, 2015; revised September 13, 2015; accepted September 21, 2015. Date of publication September 23, 2015; date of current version October 21, 2015. This work was supported in part by the 973 Program under Grant 2011CBA00600 and in part by the National Natural Science Foundation of China Program under Grant 61421005, Grant 61334007, and Grant 61404006. The review of this letter was arranged by Editor D. Ha.

TABLE I
OR LOGIC: EXPERIMENTAL OPERATION PROCEDURE
(PULSE WIDTH = $500 \text{ ns } \& \text{ RISE TIME} = 50 \text{ ns}$ )

	V0	V1	V2	V3
#1		0 V		3 V
#2			0 V	3 V
Read	0 V			0.1 V
	•			



Fig. 2. Measured current through the OUT cell during *OR* logic operation under all input combinations: (a) A = B = 0, (b) A = 0 & B = 1, (c) A = 1 & B = 0, and (d) A = B = 1. Compliance current (CC) is 1 mA. Cycle #1 and #2 are computing cycles, after which *OR* logic is completed with results stored *in situ*. Data in OUT cell are then read out during cycle #3.

logic operations. The state variable for logic operations is cell resistance, where RLRS is assigned to '1' and RHRS is assigned to '0'. Along the crossbar array, logic operations are performed via 'state interaction' between input and output RRAM cells, before which the operating cells are initialized to '0' by RESET operations. Such 'state interaction' is triggered by the pulses applied at vertical bit lines (BLs) and horizontal word lines (WLs). Since inherently both input and output of logic operations are cell resistance, therefore logic cascading is enabled in a nonvolatile manner. Here we show the experimental results of OR and NOT logic operations. {OR, NOT} is a functionally complete set which supports arbitrary Boolean expressions [23]. 500-ns pulse width and 50-ns rise time are setup for pulse operations, and read pulses are 250-ns wide. Table I shows the experimental operation procedure for OR logic. Cycle #1 and #2 aim to trigger the 'state interaction' between input (A & B) and output (OUT) cells under pulse operations. Initially, OUT cell is in R<sub>HRS</sub>, and later the result in situ stored in OUT cell depends on the input states of A and B. The current through the OUT cell during the whole procedure is measured, as shown in Fig. 2 with all input combinations considered. The compliance current (CC) is 1 mA. The developed computation paradigm creates interaction path for input and output RRAM cells during each cycle, which leads to the difference in the observed current through the OUT cell. In Fig. 2(a) where the

 TABLE II

 NOT LOGIC: EXPERIMENTAL OPERATION PROCEDURE

 (PULSE WIDTH = 500 ns & RISE TIME = 50 ns)

	V0	V1	V2	V3
SET	0 V	3 V		
#1		0 V	1.5 V	3 V
Read	0 V			0.1 V



Fig. 3. Measured current through the OUT cell during *NOT* logic operation under all input combinations: (a) B = 0 and (b) B = 1. Cell A is preliminarily configured to R<sub>LRS</sub> by SET operation. Compliance current (CC) is 1 mA. *NOT* logic is completed after cycle #1 and results are read out during cycle #2.

input A = B = 0, the current through OUT cell is relatively low for both cycle #1 and #2, since the high-resistance A or B is in series with OUT cell and thereby OUT remains '0'. For the cases where A or B is '1', one SET process will be triggered during pulse operations, as shown in Fig. 2(b) and Fig. 2(c). When in series with an input cell in LRS, SET operation is performed on the OUT cell, which results in the abrupt current jump limited by CC (no noise is shown after reaching CC level due to measurement setup). For A = B = 1, SET operation is also triggered during cycle #1, and the current through OUT in R<sub>LRS</sub> is limited by CC during cycle #2. Read cycles in these cases verify the computation results. As shown in Fig. 2(b)-(d), '1' is stored in OUT cell after 'state interaction'. NOT logic is also measured. Table II shows the experimental operation procedure for NOT logic. As an assisting cell, cell A is preliminarily configured to R<sub>LRS</sub> a by SET cycle. Then, V<sub>dd</sub> and half V<sub>dd</sub> pulses are applied on corresponding BLs to perform the 'state interaction' between B and OUT. Fig. 3 shows the measured transient current through the OUT cell during NOT and read operations. Due to voltage dividing between input B and assisting cell A, the electrical potential on the WL will vary with the state of B. For the case where B = 0, the electrical potential on the WL is relatively low, resulting sufficient voltage across OUT cell to trigger SET operation, as shown in Fig. 3(a). For the case where B = 1, the conductive path from B to A leads to an increase in the electrical potential on the WL. Hence, OUT remains '0', as shown in Fig. 3(b).

### III. In Situ DATA TRANSFER

Alongside nonvolatile logic and memory functions, direct in-memory communication is also demonstrated following the same computation paradigm. Fig. 4 illustrates how *in situ* data transfer occurs between two RRAM cells in a crossbar array.



Fig. 4. Schematic of *in situ* data transfer between two RRAM cells under pulse operation. The efficient one-step cell-to-cell communication does not require extra readout and write-back processes.



Fig. 5. Measured resistance evolution of all the 24 cells in a certain row during consecutive data transfer. Initially, the #1 cell stores '1' and the rest of the cells store '0'. Through pulse-train operations, the data in #1 is transferred *in situ* to #2, #4, #8, #16, and #24.

Operating cells are initialized to '0', which is consistent with the configuration of logic mode. V<sub>dd</sub> pulse is used to 'select' the transmission target, and the BL of the data source cell is grounded during the operation. '1' transfer is a result of SET operation while '0' transfer is not. The data transfer process is efficient involving only one step in memory. Following this principle, *in situ* data transfer is demonstrated in the crossbar RRAM array. Fig. 5 shows measured resistance evolution of all the 24 cells in a certain array row during consecutive data transfer. Source data is '1' stored in cell #1. Under pulse-train operations, the data is transferred from #1 to #2, #4, #8, #16, and #24 successively, without extra buffer and transmission circuits involved. During each transfer, the data is written into the target cell and stored in a nonvolatile form, and can be read out or re-written via normal memory operations. The one-step data transfer from #1 to #24 along the array row indicates that direct in-memory communication in crossbar RRAM arrays is feasible.

## IV. RELIABILITY

For the implementation of large-scale robust computing systems based on RRAM, reliability metrics should be examined and discussed. The endurance of the OUT RRAM cell is given in Fig. 6(a), where there is no significant degradation



Fig. 6. (a) Measured endurance characteristics of the OUT RRAM cell with no significant degradation after  $10^7$  cycles. (b) Measured retention characteristics for both LRS and HRS up to  $10^4$  seconds at the temperature of 85 °C. (c) Measured disturbance immunity of an unselected cell under  $V_{dd}/2$  bias as a general case. The inset shows a simplified diagram of bias conditions.

after 10<sup>7</sup> cycles. Material selection and structure optimization can further lead to endurance improvement [12], [24], [25]. For the traditional von Neumann architecture where data movement is intensive [2], the logic and cache modules may undergo a considerable amount of operations. However, thanks to the nonvolatile nature, the computation paradigm here inherently eliminates the excessive switching of RRAM by storing and reusing the logic operations for the repeated tasks. Thereby, the requirement of device endurance can be greatly relieved. Fig. 6(b) shows the retention behaviors for LRS and HRS. Good retention characteristics are beneficial for the robust nonvolatile operations, where read operation is dominant. In this proof-of-concept work, the relatively small array size and HRS configuration of un-addressed rows jointly help to minimize the risks of disturbance and sneak leakage issues during computing mode [22]. However, for large-scale array implementation, protection voltage  $(V_{PRO})$  applied at unselected BLs is required [26], [27], which can be described as [26]:

$$V_{PRO} = \frac{1}{1+2\alpha} \left( V_{half} + \alpha V_{dd} \right) \tag{1}$$

where  $\alpha$  is R<sub>HRS</sub>/R<sub>LRS</sub> ratio, and V<sub>half</sub> is the voltage applied at the half-selected BL. To simplify peripheral circuitry, V/2 bias scheme used for write operation may also serve as the protection [28]. Fig. 6(c) shows the disturbance immunity of unselected cells to over 10<sup>9</sup> V<sub>dd</sub>/2 pulses. Last, although the balanced array data pattern formed by Boolean '0's & '1's helps to avoid severe sneak paths due to HRS network [29], [30], selectors with asymmetric behaviors and updated bias schemes may be required to suppress sneak leakage current for large-scale system demonstration.

#### V. CONCLUSION

Functionally complete nonvolatile logic and *in situ* data transfer are experimentally demonstrated in a crossbar

RRAM array. As a promising architecture for RRAM circuits, crossbar arrays are proved feasible to implement computation in memory with the data density higher than other array topologies. Efficient *in situ* data transfer provides more flexibility for the cascadable logic operations, and is able to boost memory-centric data processing. As the first demonstration of the 'integration' of logic, memory, and direct communication within a nonvolatile system, this work helps pave the way towards highly efficient, high-density and ultra-low-power RRAM-based information processing systems.

#### REFERENCES

- S. Borkar and A. A. Chien, "The future of microprocessors," *Commun.* ACM, vol. 54, no. 5, pp. 67–77, May 2011.
- [2] H. Li, B. Gao, Z. Chen, Y. Zhao, P. Huang, H. Ye, L. Liu, X. Liu, and J. Kang, "A learnable parallel processing architecture towards unity of memory and computing," *Sci. Rep.*, vol. 5, Aug. 2015, Art. ID 13330.
- [3] H.-S. P. Wong and S. Salahuddin, "Memory leads the way to better computing," *Nature Nanotech.*, vol. 10, no. 3, pp. 191–194, Mar. 2015.
- [4] J. J. Yang, D. B. Strukov, and D. R. Stewart, "Memristive devices for computing," *Nature Nanotech.*, vol. 8, no. 1, pp. 13–24, Jan. 2013.
- [5] D. I. Suh, J. P. Kil, K. W. Kim, K. S. Kim, and W. Park, "A single magnetic tunnel junction representing the basic logic functions—NAND, NOR, and IMP," *IEEE Electron Device Lett.*, vol. 36, no. 4, pp. 402–404, Apr. 2015.
- [6] D. E. Nikonov, G. I. Bourianoff, and T. Ghani, "Proposal of a spin torque majority gate logic," *IEEE Electron Device Lett.*, vol. 32, no. 8, pp. 1128–1130, Aug. 2011.
- [7] M. Cassinerio, N. Ciocchini, and D. Ielmini, "Logic computation in phase change materials by threshold and memory switching," *Adv. Mater.*, vol. 25, no. 41, pp. 5975–5980, 2013.
- [8] J. Borghetti, G. S. Snider, P. J. Kuekes, J. J. Yang, D. R. Stewart, and R. S. Williams, "Memristive' switches enable 'stateful' logic operations via material implication," *Nature*, vol. 464, no. 7290, pp. 873–876, 2010.
- [9] R. Rosezin, E. Linn, C. Kügeler, R. Bruchhaus, and R. Waser, "Crossbar logic using bipolar and complementary resistive switches," *IEEE Electron Device Lett.*, vol. 32, no. 6, pp. 710–712, Jun. 2011.
- [10] S. Balatti, S. Ambrogio, and D. Ielmini, "Normally-off logic based on resistive switches—Part I: Logic gates," *IEEE Trans. Electron Devices*, vol. 62, no. 6, pp. 1831–1838, May 2015.
- [11] R. Waser, R. Dittmann, G. Staikov, and K. Szot, "Redox-based resistive switching memories—Nanoionic mechanisms, prospects, and challenges," Adv. Mater., vol. 21, nos. 25–26, pp. 2632–2663, Jul. 2009.
- [12] M.-J. Lee, C. B. Lee, D. Lee, S. R. Lee, M. Chang, J. Hur, Y.-B. Kim, C.-J. Kim, D. H. Seo, S. Seo, U.-I. Chung, I.-K. Yoo, and K. Kim, "A fast, high-endurance and scalable non-volatile memory device made from asymmetric Ta<sub>2</sub>O<sub>5-x</sub>/TaO<sub>2-x</sub> bilayer structures," *Nature Mater.*, vol. 10, no. 8, pp. 625–630, Jul. 2011.
- [13] I. G. Baek, C. J. Park, H. Ju, D. J. Seong, H. S. Ahn, J. H. Kim, M. K. Yang, S. H. Song, E. M. Kim, S. O. Park, C. H. Park, C. W. Song, G. T. Jeong, S. Choi, H. K. Kang, and C. Chung, "Realization of vertical resistive memory (VRRAM) using cost effective 3D process," in *Proc. IEEE IEDM*, Dec. 2011, pp. 31.8.1–31.8.4.
- [14] A. Prakash, J. Park, J. Song, J. Woo, E. Cha, and H. Hwang, "Demonstration of low power 3-bit multilevel cell characteristics in a TaO<sub>x</sub>-based RRAM by stack engineering," *IEEE Electron Device Lett.*, vol. 36, no. 1, pp. 32–34, Jan. 2015.

- [15] B. Govoreanu, G. S. Kar, Y.-Y. Chen, V. Paraschiv, S. Kubicek, A. Fantini, I. Radu, L. Goux, S. Clima, R. Degraeve, N. Jossart, O. Richard, T. Vandeweyer, K. Seo, P. Hendrickx, G. Pourtois, H. Bender, L. Altimime, D. J. Wouters, J. A. Kittl, and M. Jurczak, "10×10 nm<sup>2</sup> Hf/HfO<sub>x</sub> crossbar resistive RAM with excellent performance, reliability and low-energy operation," in *Proc. IEEE IEDM*, Dec. 2011, pp. 31.6.1–31.6.4.
- [16] S. Jo, K. Kim, and W. Lu, "High-density crossbar arrays based on a Si memristive system," *Nano Lett.*, vol. 9, no. 2, pp. 870–874, Jan. 2009.
- [17] A. Chen, "Comprehensive methodology for the design and assessment of crossbar memory array with nonlinear and asymmetric selector devices," in *Proc. IEEE IEDM*, Dec. 2013, pp. 30.3.1–30.3.4.
- [18] A. Lyle, J. Harms, S. Patil, X. Yao, D. J. Lilja, and J.-P. Wang, "Direct communication between magnetic tunnel junctions for nonvolatile logic fan-out architecture," *Appl. Phys. Lett.*, vol. 97, no. 15, p. 152504, 2010.
- [19] K. Terabe, T. Hasegawa, T. Nakayama, and M. Aono, "Quantized conductance atomic switch," *Nature*, vol. 433, pp. 47–50, Jan. 2005.
- [20] T. Hasegawa, K. Terabe, T. Tsuruoka, and M. Aono, "Atomic switch: Atom/ion movement controlled devices for beyond von-Neumann computers," *Adv. Mater.*, vol. 24, no. 2, pp. 252–267, Jan. 2012.
- [21] Z. Chen, F. Zhang, B. Chen, Y. Zheng, B. Gao, L. Liu, X. Liu, and J. Kang, "High-performance HfO<sub>x</sub>/AlO<sub>y</sub>-based resistive switching memory cross-point array fabricated by atomic layer deposition," *Nanosc. Res. Lett.*, vol. 10, p. 70, Feb. 2015.
- [22] M. Prezioso, F. Merrikh-Bayat, B. D. Hoskins, G. C. Adam, K. K. Likharev, and D. B. Strukov, "Training and operation of an integrated neuromorphic network based on metal-oxide memristors," *Nature*, vol. 521, pp. 61–64, May 2015.
- [23] W. Wernick, "Complete sets of logical functions," Trans. Amer. Math. Soc., vol. 51, no. 1, pp. 117–132, 1942.
- [24] L.Goux, A. Fantini, A. Redolfi, C. Y. Chen, F. F. Shi, R. Degraeve, Y. Y. Chen, T. Witters, G. Groeseneken, and M. Jurczak, "Role of the Ta scavenger electrode in the excellent switching control and reliability of a scalable low-current operated TiNTa<sub>2</sub>O<sub>5</sub>Ta RRAM device," in *Proc. IEEE Symp. VLSI Technol.*, Jun. 2014, pp. 1–2.
- [25] C.-W. Hsu, C.-C. Wan, I.-T. Wang, M.-C. Chen, C.-L. Lo, Y.-J. Lee, W.-Y. Jang, C.-H. Lin, and T.-H. Hou, "3D vertical  $TaO_X/TiO_2$  RRAM with over  $10^3$  self-rectifying ratio and sub- $\mu$ A operating current," in *Proc. IEEE IEDM*, Dec. 2013, pp. 10.4.1–10.4.4.
- [26] X. Zhu, X. Yang, C. Wu, N. Xiao, J. Wu, and X. Yi, "Performing stateful logic on memristor memory," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 60, no. 10, pp. 682–686, Oct. 2013.
- [27] S. Ferch, E. Linn, R. Waser, and S. Menzel, "Simulation and comparison of two sequential logic-in-memory approaches using a dynamic electrochemical metallization cell model," *Microelectron. J.*, vol. 45, no. 11, pp. 1416–1428, Oct. 2014.
- [28] Y.-C. Chen, C. F. Chen, C. T. Chen, J. Y. Yu, S. Wu, S. L. Lung, R. Liu, and C.-Y. Lu, "An access-transistor-free (0T/1R) non-volatile resistance random access memory (RRAM) using a novel threshold switching, self-rectifying chalcogenide device," in *Proc. IEEE IEDM*, Dec. 2003, pp. 37.4.1–37.4.4.
- [29] H. Li, Z. Jiang, P. Huang, H.-Y. Chen, B. Chen, R. Liu, Z. Chen, F. Zhang, L. Liu, B. Gao, X. Liu, S. Yu, H.-S. P. Wong, and J. Kang, "Statistical assessment methodology for the design and optimization of cross-point RRAM arrays," in *Proc. IEEE 6th IMW*, May 2014, pp. 1–4. DOI: 10.1109/IMW.2014.6849357
- [30] H. Li, B. Gao, H.-Y. Chen, Z. Chen, P. Huang, R. Liu, L. Zhao, Z. J. Jiang, L. Liu, X. Liu, S. Yu, J. Kang, Y. Nishi, and H.-S. P. Wong, "3-D resistive memory arrays: From intrinsic switching behaviors to optimization guidelines," *IEEE Trans. Electron Devices*, vol. 62, no. 10, pp. 3160–3167, Oct. 2015. DOI: 10.1109/TED.2015.2468602