

KAUSHIK ROY

Roscoe H. George Professor of Electrical & Computer Engineering
Purdue University
West Lafayette, Indiana 47907, USA.

ADDRESS:

Office:

School of Electrical & Computer Engineering
Purdue University
West Lafayette, IN 47907-1285
765-494-2361 (off); 765-494-3371 (fax)
e-mail: kaushik@ecn.purdue.edu
URL: <http://engineering.purdue.edu/NRL/index.html>

Residence:

720 Warrick Street
West Lafayette, IN 47906
765-497-9162

RESEARCH INTERESTS:

Nano-electronic devices, Spintronics, Device/Circuit/Architecture Co-design
Low-power electronics, process variations and robust, high yield designs, Bio-electronics

EDUCATION:

Ph.D. (Jun. 1990) Electrical & Computer Engineering, *University of Illinois at Urbana-Champaign*
Thesis: Timing Verification and Synthesis of Robust Delay Fault Testable Circuits
Advisor: Prof. Jacob Abraham
B.Tech. (May 1983) Electronics & Electrical Engineering, *Indian Institute of Technology, Kharagpur*

WORK EXPERIENCE:

Jan. 2005 – present Roscoe H. George Professor of ECE
Purdue University
Aug. 2001 – 2005 Professor, School of Electrical & Computer Engineering
Purdue University
Jul. 1997 – 2001 Associate Professor, School of Electrical & Computer Engineering
Purdue University
Sep. 1999 – Dec. 1999 Visiting Faculty, EECS, University of California – Berkeley
Jul. 1999 – Aug. 1999 Visiting Faculty, Intel Corporation, Portland, Oregon
Aug. 1993 – Jun. 1997 Assistant Professor, School of Electrical & Computer Engineering
Purdue University
Sep. 1997 – Dec. 1997 Visiting faculty at Intel Corporation, Portland, Oregon
Jun. 1996 – Jul. 1996 Visiting faculty at Intel Corporation, Santa Clara, California
Aug. 1990 – Aug. 1993 Member of Technical Staff in Semiconductor Process and Design Center
Texas Instruments, Dallas
Worked on Field Programmable Gate Arrays and on low-power electronics
Spring 1993 Adjunct Faculty, University of Texas at Dallas
Taught Fault-Tolerant Computing
1992 – 1993 SRC (Semiconductor Research Corporation) Mentor
Responsibilities included monitoring research on VLSI testing at the University
of Texas at Austin and the University of Illinois at Urbana-Champaign.
1985 – 1990 University of Illinois, Graduate Research Assistant
Feb . 1989 – May 1989 Summer Intern, Texas Instruments, Dallas
May 1988 - Aug. 1988 Summer Intern, Texas Instruments, Dallas

AWARDS AND HONORS:

- Fellow, IEEE, since 2001.
- Humboldt Research Award, 2010.
- IEEE Circuits and Systems Society (CASS) Technical Achievement Award, 2011.
- Distinguished Alumnus Award, Indian Institute of Technology, Kharagpur, 2011.
- Semiconductor Research Corporation (SRC) Technical Excellence Award, 2005.
- Purdue College of Engineering Research Excellence Award, 2008.
- M.K. Gandhi Distinguished Visiting Faculty, Indian Institute of Technology. Mumbai, Jan. 2010.
- Motorola Research Visionary Board Member, 2002.
- Purdue University Faculty Scholar 1998.
- Roscoe H. George Professor of ECE.
- NSF CAREER development award, 1995.
- IBM Faculty Partnership Award, 2001.
- ATT/Lucent Foundation award, 1997.
- 2012 ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED) Best Paper Award for paper titled, "TapeCache: High Density, Energy Efficient Cache Based on Domain Wall Memory," August 2012.
- 2006 IEEE Transactions on VLSI Systems Best Paper Award for paper titled, "A Process-Tolerant Cache Architecture for Improved Yield in Nanoscale Technologies," Jan. 2005.
- 2006 ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED) Best Paper Award for paper titled, "Analysis of Super Cut-off Transistors for Ultralow Power Digital Logic Circuits"
- Low Power Design Contest Award (with C. Kim and J. Kim) for "A Low-Power Embedded SRAM Cache with PVT-Aware Leakage Reduction and Improved Stability" in ISLPED 2005.
- 2005 IEEE Circuits and Systems Society Outstanding Young Author Award (Chris Kim) for paper titled, "Ultra-Low Power DLMS Adaptive Filter for Hearing Aid Applications" in IEEE Trans. on VLSI Systems.
- "A Novel Low-Power Scan Design Technique Using Supply Gating," Best paper award, *IEEE International Conference on Computer Design*, 2004.
- "Defect Oriented Testing of Analog Circuits Using Wavelet Analysis of Dynamic Current," Best paper award, *4th IEEE Latin American Test Workshop*, 2003.
- "Circuit-Compatible Modeling of Carbon Nanotube FETs in the Ballistic Limit of Performance," Best Student Paper Award, *IEEE NANO 2003*.
- "On Effective IDDQ Testing of Low-Voltage CMOS Circuits Using Leakage Control Techniques," Best paper award, *IEEE International Symposium on Quality of IC Design*, 2000.
- Technical Advisory Board, Zenasis Technologies.
- "Intrinsic leakage in low-power deep sub micron CMOS ICs," Honorable Mention Paper Award, *International Test Conference*, 1997.

- Recipient of National Scholarship (Government of India) 1977-78.
- Merit Scholarship (Indian Institute of Technology) 1979-83.

RESEARCH GRANTS AND CONTRACTS:

- IBM Corporation (Single Investigator), “Research on Synthesis for Low Power CMOS Logic,” \$100,000, (December 1993 – November 1995), Award No. 6712385.
- Advanced Research Projects Agency (Single Investigator), “Power Estimation and Synthesis for Low Power,” \$347,245, 03/21/95 – 07/20/98, Award No. F33615-95-C-1625.
- National Science Foundation (CAREER Development Award), “Integrated Framework for Test Synthesis, Power Optimization, and Reliable Design of VLSI Circuits,” \$90,000, 06/01/95 – 05/31/98, Award No. 9501869-MIP.
- National Science Foundation (Single Investigator), “Architectural Transformations to Achieve Low Power Consumption in VLSI Circuits,” \$10,000, 06/01/95 – 05/31/98, Award No. 9501869-MIP.
- National Research Council (Senior Investigator), “Efficient Use of Narrowband Radio Channels for Mobile Digital Communications,” PI: Michael Fitz, 1994.
- Equipment grant from Intel, \$10,154, October 1996, PI: KaushiK. Roy
- FPGA Equipment Grant to Support EE559 and Computer Engineering Research Activities, Texas Instruments Inc., Equipment worth \$33,000, 1994.
- LSI Logic, ASIX VLSI tester, KaushiK. Roy, worth \$250,000, January 1996.
- Intel Corporation (Single Investigator) “Differential Current Switch Logic,” Intel Corporation, \$66,000, 11/01/95 – 10/31/97, Award No. 6712575.
- Intel Corporation (Single Investigator) “Multiple Threshold Voltage and Dynamic Threshold Voltage Design Techniques for in Deep Sub-Micron Bulk and SOI Technology,” \$ 70,000 for 1 year starting Dec. 1997.
- Intel Corporation (Single Investigator) “Multiple Threshold Voltage and Dynamic Threshold Voltage Design Techniques for in Deep Sub-Micron Bulk and SOI Technology,”– equipment worth \$ 13,768 for the project, Feb. 1998.
- National Science Foundation (Single Investigator), “Ultra Low Energy Computing using Adiabatic Switching Principle,” \$45,146, 1996-1997, Award No. 9633516-MIP.
- Advanced Research Projects Agency (Single Investigator), “Data Path Synthesis for Low-Power Using Dual-Gated SOI Transistors,” \$161,764, 06/01/96 – 05/31/99, Award No. DAAH04-96-1-0222.
- IBM Corporation (Single Investigator), “Datapath Synthesis for Ultra-low Energy Portable Applications,” \$ 50,000, 1996-1998.
- Rockwell Corporation (Single Investigator), “Low-Power Electronics for Portable Computing and Wireless Communications,” \$50,000, 10/02/96-10/01/98.
- AT&T/Lucent Technologies Special Purpose Grants in Science & Engineering (Single Investigator), “Low-Power Design Techniques for Portable Computing and Wireless Communications,” \$26,872, 1996-1998.
- Office of Naval Research (Single Investigator), “Low Power Electronics for Portable Computing and Wireless Communications,” \$86,534, Award No. N00014-97-1-0324, 1997.

- Lucent Technologies (Single Investigator), “Low-Power BIST,” \$30,000 for one year, starting Dec. 1997.
- Purdue Research Foundation (Single Investigator), “Power Dissipation and Performance Driven Logic Optimization,” \$30,600, 1994-1997.
- Semiconductor Research Corporation (Single Investigator), “Ultra Low Power Digital Logic Design,” \$440,000, Award No. 98-HJ-638 4 years starting September 1998.
- Intel Corporation (Single Investigator) “Multiple Threshold Voltage and Dynamic Threshold Voltage Design Techniques for in Deep Sub-Micron Bulk and SOI Technology (renewal),” \$332,014, starting Dec. 1998 for three years.
- National Science Foundation (Single Investigator), “Subthreshold Digital Logic,” \$50,000, Award No. CCR-9901152.
- Semiconductor Research Corporation, Co-PI with Professor Cheng-Kok Koh, “On-Chip RLC Interconnect Synthesis,” \$384,000, Award No. 99-TJ-689, July 1 1999 – June 30 2002.
- Semiconductor Research Corporation, “Integrated Circuit Architecture Approach to Low-Power Memory Hierarchy Design,” PI – KaushiK. Roy, Co-PI: Vijakumar and Babak Falsafi, \$300,000 for three years starting Feb. 2000.
- Intel Corp., “SOI Circuit Design,” (Single Investigator), \$210,000 for three years starting May 2000.
- Intel Corp., “CAD for SOI Circuits,” (Single Investigator), \$25,000 for one year starting May 2000.
- Intel Corp., “Noise-Aware Floorplanning and Global Routing,” (Co-PI’s: C-K. Koh and K. Roy), \$165,000 for three year starting August 2000.
- Semiconductor Research Corporation, “Low Power VLSI Signal Processing,” (Single Investigator), \$35,690, 08/01/00 to 07/31/01, Award No. 6741608.
- Agilent Technologies, “Leakage Power Management in Ultra High Performance Design,” (Single Investigator), \$60,000 for one year starting Dec. 2000.
- Gigascale Silicon Research Center (University of California – Berkeley) – DARPA/SRC Center, “Design and Test of High-Speed Scaled CMOS Circuits,” \$410,000 12/98 – 12/2003.
- IBM Faculty Partnership Award, \$80,000, 2001.
- DARPA, “Mission Specific Processing,” \$884,927 for three years starting June 2001.
- DARPA, “Leakage Power Management in High Performance Systems,” PI: KaushiK. Roy, Co-PI: T. Vijaykumar, \$507,000 for 2.5 years starting April 2002.
- National Science Foundation, “Novel testing of CMOS Circuits Using Wavelet Transforms,” PI: K. Roy, \$160,000 for 4 years starting September 2002.
- NASA Nanoelectronic Center at Purdue (URETI), Director: S. Datta, Co-PI: KaushiK. Roy, \$100,000/year + academic year support, 5 years starting December, 2002.
- National Science Foundation Center for Nano Computing, Director: M. Lundstrom, Co-PI: KaushiK. Roy, \$75,000/year + academic year support, 5 years starting January 2003.
- DARPA, ”Modulated Load Harmonic Reradiation for Low-Power Communication from Large Collections of Sensors,” PI: M. R. Bell, co-PIs: C. A. Bouman, J. V. Krogmeier, C. P. Rosenberg,, K. Roy, N. Shroff, K. Webb, August 1, 2002 - July 31,2004, Contract No. MDA 972-02-1-0032, \$450,000.
- Semiconductor Research Corporation, “Robust Circuits for Scaled CMOS Technologies,” PI: K. Roy, \$560,000 for period April, 2003 through December, 2007.

- MARCO Center (Giga Scale Silicon System Research, University of California), “Design and Test of Scaled CMOS Circuits,” Co-PI: Kaushik Roy \$450,000 for three years starting August 2003.
- Semiconductor Research Corporation, “Tera-Scale Integration Using Carbon Nanotube Transistors,” PI: K. Roy, Co-PI: M. Lundstrom, \$40,000 for 1 year starting February, 2003.
- Semiconductor Research Corporation, “System-On-Chip for Power-Aware Wireless Communications,” PI: K. Roy, \$300,000 for three years starting October, 2003.
- Intel Corporation, “Nano-Circuit Simulation Laboratory,” PI: K. Roy, \$130,000 (October 2003).
- Intel Corporation/Semiconductor Research Corporation, “Designing with Unreliable Components,” PI: K. Roy, \$60,000 for a year starting August 2004.
- Motorola/Semiconductor Research Corporation, “Compact Models to Evaluate Asymmetric Double Gate Devices,” PI: K. Roy, \$25,000 for a year starting August 2004.
- National Science Foundation/ Semiconductor Research Corporation, “Integrated Framework for Reliability and Process Variation Aware Design Methodology for VLSI Circuits,” PI: M. Alam, Co-PI: K. Roy, \$470,000 for three years starting September 2004.
- Gigascale Silicon Research Center (University of California – Berkeley) – MARCO Center, “Error Resilient CMOS Circuits,” \$600,000 12/2005 – 12/2009.
- C2S2 (Circuits and Systems Research Center, Carnegie Mellon University), a MARCO Center, Double-Gate MOSFET Devices and Circuits, \$300,000 08/2006 – 08/2009.
- Intel Corporation, Integrated Design and Test of Scaled CMOS Circuits, PI: Kaushik Roy, \$45,000 gift, September 2006.
- Texas Instruments, Ultralow Power Digital Circuits, PI: Kaushik Roy, \$50,000 gift, December 2006.
- Semiconductor Research Corporation, “An Integrated BIST, Diagnosis, Self-Repair and Adaptive Design Methodology for Highly Reliable Nano-Scale Systems,” PI: K. Roy, Start date Oct 1 2007, \$330,000 for 3 years.
- DARPA, “Ultra-Low-Power and Low-Cost Systems Using Optimized Poly-Si Thin-Film-Transistors,” PI: K. Roy, \$200,000 for two years, 2007.
- Semiconductor Research Corporation, Ultralow Power System Design Using Subthreshold Operations, PI: K. Roy, \$180,000 for 3 years starting August 2007.
- National Science Foundation, PI: K. Roy, co-PI: M. Thottethodi, \$361,264 for 3 years starting Oct. 1, 2007. Award number CCF-0702612
- Boeing, Process Adaptive Sub-Threshold Logic and Memory, PI: K. Roy, \$108,000, 01/01//2008 12/22/2008.
- Intel Corporation, “Hybrid III-V/Si Devices for Enhanced Performance,” PI: K. Roy, \$35,000, December 2008.
- Intel Corporation, “High-Speed Nano-devices Simulation Cluster,” \$85,000 of computers, December 2008.
- NASA SBIR with RNET technologies, “Phase I: Radiation Mitigation Methods for Reconfigurable FPGA,” Contract Number: NNX09CF29P,” K. Roy’s share: \$33,000 for a year, starting February 2009.
- DARPA SBIR with RNET technologies, “Phase I: Innovative Approaches to Low Power, Sub-Threshold Electronic Circuits,” K. Roy’s share: \$33,000 for a year, starting March 2009.

- Cyberonics, Inc., PI: P. Irazoqui, Co-PIs: K. Roy, and J. Rickus, "Core Technology Development Plan for Seizure Detection and Mitigationfor Cyberonics Next-Generation Devices," \$ 1,200,000, 12/1/09-11/30/12.
- NASA SBIR with RNET technologies, "Phase II: Radiation Mitigation Methods for Reconfigurable FPGA," K. Roy's share: \$200,000 for 2 years, starting April 2010.
- DARPA SBIR with RNET technologies, "Phase I: Ultra Low Power-Rad-Hard SRAM" K. Roy's share: \$33,000 for a year, starting April 2010.
- National Science Foundation, PI: B. Jung, Co-PI: K. Roy and S. Bhunia (Case Western University) "SHF: Medium: Collaborative Research: System Level Self Correction Using On-Chip Micro Sensor Network and Autonomous Feedback Control," \$ 900,000, three years, starting July 2010.
- Qualcomm Inc., PI: K. Roy, "STT-MRAM Research Engagement," \$70,000, Project Period: 06/15/10-06/14/11.
- Qualcomm Inc., PI: K. Roy, "STT-MRAM Research Engagement," \$55,000, gift money, 06/2010.
- National Science Foundation, PI: K. Roy, Co-PI: B. Jung, "SHF:Small: Standardized On-line Test and Verification Architecture Using TFTs on Glass and Inductive Wireless Links," \$ 450,000, three years, starting July 2010.
- National Science Foundation, PI: A. Raghunathan, Co-PI: K. Roy, "CSR: Small: Scalable Effort Design: Exploiting Algorithmic Resilience for Energy Efficiency," \$ 500,000, three years, starting July 2010.
- Intel Corporation, PI: K. Roy, Co-PI: M. Lundstrom, A. Raghunathan, C. Kim, S. Datta, and D. Markovic, "Post-CMOS Devices and Architecture," \$ 300,000 (gift) for a year starting November 2010.
- Intel Corporation, PI: K. Roy, Co-PI: M. Lundstrom, A. Raghunathan, "Post-CMOS Devices and Architecture," \$ 180,000 (gift) for a year starting November 2011 for a year.
- Index Center/ Nano Research Initiative, PI: J. Appenzeller, Co-PI: S. Datta, K. Roy, Z. Chen, P. Ye, "All Spin Logic," \$ 450,000/ year for two years, starting January 2011.
- Boeing (and Dpartment of Defense), PI: K. Roy, "Modeling and Impact of TDDDB on Mixed-Signal Circuits," \$103,835/ year, November 2011 – December 2012.
- Semiconductor Research Corporation, PI: K. Roy, "Low-Power Reliable STT-MRAMs: MTJStacks, Bit-Cells, and Architecture," \$300,000 for three years starting January 2012.

PROFESSIONAL SOCIETY ACTIVITIES:

- Guest Editor, *IEEE Design and Test of Computers*, special issue on Low-Power VLSI Design, Winter 1994.
- Guest Editor, *IEEE Transactions on VLSI Systems*, special issue on Low-Power Design, June 2000.
- Guest Editor, *IEE Proceedings: Computers and Digital Techniques*, Special issue on "Low-power systems-on-chip," July 2002.
- Guest Editor, *IEEE Transactions on Circuits and Systems*, Special issue on "Nano-electronic circuits and systems," November 2007.
- Guest Editor, *IEEE Journal of Emerging and Selected Topics in Circuits and Systems*, Special issue on "Advances in Design of Energy-Efficient Circuits and Systems," June 2011.

- Guest Editor, *IEEE Sensors Journal*, Special issue on "Low Energy Systems", to appear in summer 2011.
- Editor, *IEEE Transactions on Electron Devices*, 2011 – present.
- Associate Editor, *IEEE Transactions on Circuits and Systems – I*, August 1997- July 1999.
- Associate Editor, *IEEE Transactions on VLSI Systems*, 1999 – 2001.
- Associate Editor, *IEEE Design and Test of Computers*, 1995 – present.
- Associate Editor, *IEEE Signal Processing Letters*, 2002 – 2003.
- Associate Editor, *IEEE Transactions on Circuits and Systems I*, 2006 – present.
- Executive Committee Member – Design Community Chair, *IEEE/ACM Design Automation Conference*, 2006-2008.
- Executive Committee Member – *IEEE/ACM International Symposium on Low Power Electronics and Design*, 2006-present.
- Technical Program Chair, *ACM/IEEE International Symposium on Low Power Electronics and Design*, August 2004.
- Technical Program Chair, *International Symposium on On-line Testing*, 2005.
- General Chair, *ACM/IEEE International Symposium on Low Power Electronics and Design*, August 2005.
- Technical Program Chair, *IEEE VLSI Design Conference*, January 2005.
- Program Chair, *IEEE Great Lakes Symposium on VLSI*, March 2000.
- General Chair, *IEEE Great Lakes Symposium on VLSI*, March 2001.
- IEEE Students Counselor, Purdue University, 1995 – 1997.
- Publicity Chair, *12th IEEE VLSI Test Symposium*, 1994.
- Finance Chair, *13th IEEE VLSI Test Symposium*, 1995.
- Finance Chair, *14th IEEE VLSI Test Symposium*, 1996.
- Steering/Advisory Committee, *IEEE 1st International Symp. on Quality of Electronic Design*, 2000, 2001, 2002 & 2003.
- Program Committee Member, *IEEE International Conference on Computer Design*, 1995-1996.
- Program Committee Member, *IEEE VLSI Test Symposium*, 1994-1997, 2004, 2005.
- Program Committee Member, *IEEE VLSI Conference*, 1997-1999, 2001-2005.
- Program Committee Member, *IEEE Great Lakes Symp. on VLSI*, 1999, 2000, 2001, 2002, 2003.
- Program Committee Member, *ACM/IEEE International Conference on Computer-Aided Design, ICCAD*, 1997, 1998, & 1999.
- Program Committee Member, *ACM International Conference on Low Power Electronics and Design*, 1998, 1999, 2000, 2001, 2002, 2003, 2004, 2005.
- Program Committee Member, *1999 Power and Timing Optimization Workshop (PATMOS)*.
- Program Committee Member, *1999 Microelectronic Education Conference*, Arlington, VA.

- Program Committee Member, *IEEE International Symposium On-line Testing*, 2000 – present.
- Program Committee, 2000 Workshop on “Compilers and Operating Systems for Low Power,” held in conjunction with International Conference on Parallel Architectures and Compilation Techniques, 2000.
- Program Committee, *2001 IEEE Computer Society International Conference on Microelectronic Systems Education*.
- Program Committee, *DATE (Design and Test in Europe)* 2001, 2002, 2003, 2004, 2005.
- Program Committee, *International Symposium on Circuits and Systems*, 2002, 2003.
- Program Committee, *ACM/IEEE Design Automation Conference*, 2002, 2003, 2004.
- Program Committee, *IEEE VLSI Circuit Symposium*, 2003, 2004, 2005.
- Program Committee, *SPIE’s First International Symposium on Microtechnologies for the New Millennium 2003, 2005*, Maspalomas, Gran Canaria, Spain.
- Member of *IEEE*, *ACM*, and *Phi Kappa Phi*

INVITED LECTURES AND TUTORIALS AND PLENARY/KEYNOTES:

Keynotes/Plenary/Forum Talks

- “Low Power IC Design,” *Keynote Talk*, Low Power VLSI kick-off meeting for German NSF, Nov. 5, 1999.
- “Deep-Submicron Leakage: Future Trends and Possible Solutions,” Keynote talk, Low Leakage Conference, Texas Instruments, October 24, 2001.
- “Design and Test Considerations for Scaled Technologies,” *Keynote talk, IEEE Latin American Test Workshop*, 2004.
- “Integration of Design and Test in the Nano-Scale Era: Wishful Thinking or Reality?” *Keynote Talk*, *IEEE Latin American Test Workshop*, March 2009.
- “Technology Scaling and Challenges for Ultralow Voltage Design,” Invited Presentation at *2009 International Solid State Circuits Conference (ISSCC)*, Low Voltage Forum, February 8, 2009, San Francisco, California.
- “Ultra-Dynamic Voltage Scaling: Power Dissipation, Error Resiliency, and Yield”, *Keynote talk*, ST Microelectronics Conference, Noida, India, February 3, 2010.
- “Emerging Technologies: Prospects and Perspective,” *Keynote talk, 2011 IEEE VLSi Conference*, Chennai, India, January 2011.
- “Computing with Spin as a State Variable,” International Symposium on Integrated Circuits (Singapore, December, 2011)
- “Spin as State Variable for Computation: Prospects and Perspectives,” *ACM/IEEE International Conference on Low Power Electronics and Design*,” August 1, 2012.

Invited Talks and Invited Tutorials

- Invited to present lecture on “Power Analysis and Design at System Level: Notebook Computers” and “Software Power Optimization,” at the *NATO Advanced Studies Institute* on “Low Power Design in Deep Submicron Electronics,” (Lucca, Italy), August 20-30 1996.

- “Channel Architecture Synthesis for Row-Based FPGAs,” in *Advanced Routing of Electronic Modules*, University of Maryland, CALCE Electronic Packaging Research Center, Sept. 1995.
- “Low-Power Electronics,” *Georgia Institute of Technology*, April 1995.
- “Power Estimation and Synthesis for Low-Power,” *Computer Science Colloquium at Purdue University*, March 1994.
- One day tutorial on “Low-Power IC Design,” *ACM Design Automation Conference* (Anaheim, California), June 1997, with Dr. Brock Barton (TI) and Prof. Sayfe Kiaei (Oregon State University).
- Educational session on “Low-Power IC Design,” *IEEE Custom Integrated Circuits Conference* (Santa Clara, California), May 1997.
- Invited to be a panel member to discuss “Future Needs and Directions in CAD,” at the *IEEE Intl. Symp. on Circuits and Systems* (Atlanta, Georgia), May 15, 1996.
- Invited to be a panel member to discuss “Low Voltage Design,” *IEEE International Conference on Computer Design (ICCD)* (Austin, Texas), October 7-9, 1996.
- One day tutorial on “Architecture and CAD Issues in FPGA’s,” *International Conference on VLSI Design* (New Delhi, India), January 1995, with Mahesh Mehendale (Texas Instruments).
- One day tutorial on “Low Power VLSI Design,” *International Conference on VLSI Design* (Bangalore, India), January 1996, with Rabindra K. Roy (NEC Research).
- Tutorial on “Low-Power Design,” *European Design and Test Conference* (Paris, France), March 1996.
- Tutorial on “Low-Power Design,” *IEEE International Symposium on Circuits and Systems* (Atlanta, Georgia), May 1996, with Rabindra K. Roy (NEC Research).
- Tutorial on “Low-Power Design,” *IEEE ASIC Conference* (Rochester, New York), September 23, 1996, with Rabindra K. Roy (NEC Research).
- Tutorial on “Low-Power Design,” *IEEE Intl. Conf. on Computer Design*, (Austin, Texas), October 1996, with Rabindra K. Roy (NEC Research).
- “Design of Low-Power High-Performance Circuits,” *1996 Annual Workshop on VLSI* Clearwater, Florida.
- Tutorial on “Low-Power Design,” *IEEE Intl. Conf. on Electronics, Circuits, and Systems* (Rhodes, Greece), October 13-16, 1996.
- Tutorial on “Design of Low-Power Digital and Analog Systems,” *IEEE VLSI Conference* (Hyderabad, India), Jan. 1997, with R. Harjani (University of Minnesota) and R. Roy (NEC Research).
- Tutorial on “Low Power Design of Digital CMOS LSI,” *1997 Asia & South Pacific Design Automation Conference - ASP-DAC* (Chiba, Japan), Jan. 28, 1997.
- Invited to present a one day course on “Low Power Design,” at *Ecole Poly de Montreal* (Montreal, Canada), February 14, 1997.
- Invited to present a one day course on “Low Power Design,” at Kodak, (Rochester, New York), February 7, 1997.
- Visiting faculty, Sep. 1997, Lulea University of Technology, Sweden.
- Tutorial on “Low Power IC Design,” *7th International Symposium on IC Technology, Systems & Applications* (Singapore, Sep. 1997).

- “Design of Low-Power Circuits,” *Ericsson*, Lund, Sweden, Sept. 19, 1997.
- Tutorial on “Low Power IC Design,” *5th Internal Conference on VLSI and CAD* (Seoul, Korea, Oct. 1997)
- “Programmable DSP,” *IEEE VLSI Conference*, Chennai, India, Jan. 1998.
- “Low-Power VLSI: Design, Technology, and CAD,” *1998 Asia & South Pacific Design Automation Conference - ASP-DAC*, (Yokohama, Japan, Feb. 1998).
- “Low-Power Circuit Techniques,” *Invited tutorial at IEEE Custom Integrated Circuits Conference*, May 1998.
- “Low-Power System Design,” *IEEE VLSI Design*, Goa, India, with A. Raghunathan (NEC) and S. Dey (University of California, San Diego).
- “VLSI Signal Processing using FPGA’s,” *IEEE VLSI Design*, Goa, India, with Sudip Nag (Xilinx Corporation).
- “Design and Optimization for Low-Leakage with Multiple Threshold CMOS,” *Invited talk at International Workshop on Power and Timing Modeling, Optimization and Simulation*, Lyngby, Denmark, October 7, 1998.
- “Low Energy Computing for Portable and Wireless Applications,” *Invited Talk at NORCHIP Conference & Ericsson*, Lund, Sweden, Nov. 10, 1998.
- “Low Power IC Design,” *Two day short course at Lund University*, Lund, Sweden, Nov. 11-12, 1998.
- “Low Power CMOS Digital Design,” *8th International Symposium on Integrated Circuits, Devices, and Systems*, Sep. 1999, Singapore.
- “Low Power VLSI Signal Processing,” Computer Science Department, University of Hamburg, Germany, Nov. 6, 1999.
- “Low Power VLSI Signal Processing,” *IEEE VLSI Conference*, Jan. 2000, Calcutta, India.
- “Low Voltage CMOS,” invited talk at IBM T. J. Watson Research.
- “System Level Low-Power Design,” *IEEE/ACM Design Automation Conference*, tutorial presentation, June 2000.
- “Low Voltage CMOS Design,” *IEEE International Symposium on Circuits and Systems*, tutorial presentation, May 6, 2001, Sydney.
- “Low Power Design Techniques,” *ACM Design Automation Summer School*, short course, May 21, 2001, Hyanisport.
- “Low Voltage CMOS Design,” *International Symposium on Integrated Circuits, Devices, and Systems*, invited tutorial, September 5, 2001, Singapore.
- “Design and Test of Low Voltage CMOS Circuits,” *IEEE International Test Conference*, full day tutorial, Baltimore, October 28, 2001.
- “Low Voltage CMOS Design and Test,” *Design and Test in Europe*, Tutorial presentation, Munich, March 2002.
- “Leakage Tolerant CMOS Design,” *IEEE Custom Integrated Circuits Conference*, Invited tutorial presentation, Orlando, May 2002.
- “Leakage Tolerant CMOS Design,” *VLSI Circuits Symposium*, Tutorial presentation, June 2002.

- “Low-Power Design,” Invited short course presentation in ACM organized short course in Latin America, November 2002, Porto Alegre, Brazil.
- “Low-Power CMOS Design,” *IEEE VLSI Design Conference*, Tutorial Presentation, January 2003.
- “Leakage Tolerant Design,” *IEEE International Symposium on Circuits and Systems*, Tutorial Presentation, May 2003.
- “Design of Scaled CMOS Circuits for Low-Leakage,” *IEEE Custom Integrated Circuits Conference*, San Jose, September 2003.
- “Design of Scaled CMOS Circuits for Low-Leakage,” *IEEE SOC Conference*, Portland, September 2003.
- “Design of Nano-scale CMOS Circuits,” Full day tutorial, *ISIC-2004*, September, 2004.
- “Design of Nano-scale CMOS Circuits,” Short course in Brazil (Porto de Galhinas), Sponsored by the Brazilian National Science Foundation (cNPQ), Catholic University, Porto Allegre, 2004.
- “Design Considerations for the Nano-Scale Regime: Device, Circuit, Architecture Perspective,” ECE Colloquium, University of Minnesota, February 2005.
- “Design Considerations for the Nano-Scale Regime: Device, Circuit, Architecture Perspective,” invited lecture in Austin Conference on Energy Efficient Design (ACEED), sponsored by IBM, February 2005.
- “Design Considerations for the Nano-Scale Regime: Device, Circuit, Architecture Perspective,” half day workshop on Circuits and Systems, University of California - Irvine, April 2005.
- “Low-Power System Design,” nVidia, February 2006.
- “Low-Power Design of Scaled CMOS Circuits,” ECE, Distinguished lecture at the University of Maryland, 2006.
- “Low-Power Design of Scaled CMOS Circuits,” ECE, Distinguished lecture at the University of Southern California, 2006.
- “Low-Power Design of Scaled CMOS Circuits,” ECE, Distinguished lecture at UT-Austin, 2006.
- “Low-Leakage Electronic System Design,” 7-day short course at Texas Instruments, Bangalore.
- “Design of Nano-Scale CMOS: From devices to Circuits,” Invited lecture at Intel, Haifa, July 2006.
- “Design of Nano-Scale CMOS: From devices to Circuits,” Invited lecture at the PowerWall Forum, Intel, Hillsboro, August 2006.
- “Process Tolerant Design of Nano-scale CMOS Circuits,” Invited lecture, ECE, Carnegie Mellon University, October 2006.
- “Process Variation Tolerant System design”, *Invited lecture at Intel PowerWall Forum*, 2007.
- “Low-Power Process-Tolerant System design in the Nano-Scale Era,” *IBM TJ Watson Experts Workshop*, November 2007.
- “Low-Power design under Parameter Variations,” *International Symposium on Low Power Electronics and Design*, Embedded Tutorial, August, 2008, Bangalore, India.
- “Low-Power and variation Tolerant Electronics,” Kenote Presentation, *6th IEEE East-West Design and Test Symposium (EWDTS)*, October 2009, Lviv, Ukraine.
- “Ultra Low Voltage CMOS,” Invited Presentation, *2008 VLSI SoC Conference*, October 2009, Rhodes, Greece.

- "Device/Circuit Interactions at the 22nm Technology Node," Tutorial Presentation at *2008 IEEE Electron Devices Meeting (IEDM)*, December 2008, San Francisco, California.
- "Process Variations & Process -Adaptive Design for the Nano-meter Regime," *2009 Asia & South Pacific Design Automation Conference Design Forum*, January 2009.
- "Robust SRAMs in sub-45nm Technology," *ISQED Tutorial*, March 2009.
- "Process Adaptive Design," & "Ultralow Power Design," *University of Catalunya – Barcelona*, Invited lectures and interactions, June 2009.
- "Low-Power SOC Design: State of the Art and Directions," Tutorial Presentation, *ACM Design Automation Conference*, July 27, 2009.
- "Design of CMOS Circuits in the Nano-scale Regime," *IEEE TTTC organized Summer school presentation*, Florianapolis, Brazil, May 7-9, 2010.
- "New Design Paradigms for Low-Power Systems," *SRC/ATIC/NSF Forum on Minimum Energy Electronic Systems (MEES 2020)*, Invited presentation, May 23-24, 2010.
- "Integrated Systems with Heterogeneous Devices," *3D System Integration Workshop*, Georgia Tech., Atlanta, Invited presentation, June 14, 2010.
- "Towards Zero Test Cost," *Intel Forum on Test and Verification of IC's*, Invited Talk, Santa Clara, California, November 2010.
- "Error Resilient System Design," *Tutorial Talk at the 2011 IEEE VLSI Conference*, Chennai, India, January 2011.

OTHER ACTIVITIES:

- IEEE Students Advisor, Purdue University, 1995 – 1997.
- Organized the IEEE student paper contest for undergraduates, April 1995 (sponsored by Sprint).
- Organized the IEEE student paper contest for undergraduates, April 1996 (sponsored by Sprint).
- Organized the IEEE student paper contest for undergraduates, April 1997 (sponsored by Sprint).
- Vice-General Chair, Purdue University ECE Industrial Affiliates Workshop, 1998.
- General Chair, Purdue University ECE Industrial Affiliates Workshop, 1999.

ADMINISTRATIVE SERVICES TO UNIVERSITY:

- VLSI and Circuit Design area chair, 1994 – 2001; 2007-present.
- Graduate Admissions Committee, 1998 and 1999.
- Computer Engineering area committee, member, 1993-present.
- Computer Engineering Chaired Professor Search Committee, 1996.
- QE (Qualifying Exam.) Committee, 1996-1997.
- IEEE Student Branch Advisor, 1995 – 1997.
- Faculty grievances committee member, 1995 & 1996.

- Dean's Research Advisory Committee, 1997.
- Awards Committee, 2002-2003.
- Space Management Committee, 2003.

TEACHING EXPERIENCE:

1. Taught the following courses at Purdue University:
 - MOS VLSI Design (EE559)
 - VLSI Testing and Verification (EE695K)
 - Computer Architecture (EE 565)
2. Developed VLSI Testing and Verification course (EE695K) for the first time. Now it has a permanent number EE 688.
3. Developed an Advanced VLSI course (EE695KR) with Professor Koh. Course was taught in Spring 2000.
4. Taught the following course at University of Texas at Dallas (Adjunct Faculty):
 - Fault-Tolerant Computing (Spring '93)

GRADUATE STUDENT SUPERVISION:

Ph.D. Theses Supervised:

1. Tan-Li Chou, *Accurate Power Estimation of CMOS Digital Circuits And Its Applications to Low-Power Digital Logic Synthesis*, Sep. 1996. Currently at Intel Corp., Hillsboro, Oregon.
2. Yibin Ye, *Design and Synthesis of Adiabatic Switching Circuits*, Aug. 1997. Currently at Intel Corp., Hillsboro, Oregon.
3. Chuan-Yu Wang, *Estimation of Maximum Power for CMOS Digital Circuits*, Aug. 1997. Currently Synopsys Corp., Mountain View, California.
4. Mark Johnson, *Design Optimizations to Facilitate Reduction of Supply Voltage and Threshold Voltage in CMOS Logic*, Jun. 1998. Currently Lab Manager for Digital and Systems Laboratories at Purdue University, Indiana.
5. Khurram Muhammad, *Algorithmic and Architectural Techniques for Low Power Digital Signal Processing*, Mar. 1999. Currently at Texas Instruments, Dallas.
6. Zhanping Chen, *Accurate Power Estimation in Low Voltage CMOS with Application to Circuit Design and Testing*, Mar. 1999. Currently at Intel Corp.
7. Dinesh Somasekhar, *Power and Dynamic Noise Consideration in High Performance CMOS VLSI*, Jul. 1999. Currently at Intel Corp., Hillsboro, Oregon.
8. Xiaodong Zhang, *Low Power BIST*, Oct. 1999, Currently at Synopsys, Mountain View, California.
9. Ali Keshavarzi, *Testing Solutions for Intrinsically Leaky CMOS Integrated Circuits*, Aug. 2000, Currently at Intel Corp., Hillsboro, Oregon.

10. Liqiong Wei, *Design and Optimization of Multiple Threshold CMOS for Low Power and High Performance Applications*, Nov. 1999, Currently at Intel Corp., Hillsboro, Oregon.
11. Hendrawan Soeleman, *Ultra Low Power Digital Sub-threshold Logic*, August 2000, Currently at Sun Microsystems, Mountain View, California.
12. Rongtian Zhang, *Low-Power High-Performance SOI Circuit Design*, July 2001, Currently at SGI, California.
13. Shiyong Zhao, *Power Supply Noise Analysis for Deep Submicron VLSI Circuits*, August 2001, Currently at Micron, Idaho.
14. Yonghee Im, *Design of Robust CMOS Circuits for Scaled Technologies*, December 2002, Currently at Sun Microsystems, California.
15. Lih-Yih Chiou, *Synthesis of Application-Specific Multi-Mode Systems for Low-Power Applications*, May 2003, Assistant Professor, National Cheng Kung University, Tainan, Taiwan.
16. Naran Sirisantana, *High-Performance Low-Power CMOS Circuits Using Multiple Channel Length and Multiple Oxide Thickness*, December 2003, Intel Corporation.
17. Seung-Hoon Choi, *Analysis and Design of CMOS VLSI Considering Uncertainties in Circuit Parameters*, December 2003, Intel Corporation.
18. Jae-Joon Kim, *Circuit Design for Silicon-On-Insulator (SOI) CMOS Technologies*, May 2004, IBM TJ Watson Research.
19. Cassandra Crotty Neau, *Exploring Device and Circuit Architecture for Scaled Technologies*, August 2004.
20. Chris Hyung-Il Kim, *Design of High Performance, Low Power VLSI Circuits for Scaled Technologies*, August 2004, Assistant Professor, University of Minnesota, Minneapolis.
21. Hai Li, *Low Power Design Techniques at Architectural Level*, August 2004, Assistant Professor of ECE, New York University.
22. Woopyo Jeong, *Robust and Highly Efficient Datapath Design in Scaled CMOS Technologies*, December 2005, Samsung.
23. Dongku Kang, *Low-Power and Layout-Aware Data-Path Synthesis for Nanometer Technologies*, December 2005, Samsung.
24. Hunsoo Choo, *Low Power Methodology for Digital Signal Processing and Multimedia Applications*, May 2005, Texas Instruments, Dallas, Texas.
25. Yongtao Wang, *Algorithm and Architectural Low-Power Techniques for Digital Signal Processing and Wireless Communication Applications*, August 2005, Texas Instruments, Dallas, Texas.
26. Yiran Chen, *Design Techniques for Power-Efficiency and Robustness in Scaled High-Performance Systems*, August 2005, currently Assistant Professor of ECE, University of Pittsburgh.
27. Hamid Mahmoodi, *Low Power, Robust, and High Performance Circuit Design in Nano-Scale CMOS*, Assistant Professor, San Francisco State University, San Francisco, California.
28. Swarup Bhunia, *Power and Yield-Aware Design and Test of Nano-Scale CMOS Circuits*, August 2005, Assistant Professor, Case Western University, Cleveland, Ohio.
29. Amit Agarwal, *Process Variation Aware High Performance and Low Power VLSI System Design in Nano-Scale Regime*, September 2005, Circuits Research Laboratory, Intel, Hillsboro, Oregon.

30. Mark M Budnik, *A Distributed Power delivery and Decoupling Network Minimizing Ohmic Loss and Supply Voltage Variation in Silicon Nanoscale Technologies*, May 2006, Assistant Professor, Valparaiso University.
31. Jongsun Park, *Low Complexity Digital Signal Processing System Design Techniques*, September 2005, Marvel Semiconductors.
32. Hari Ananthanarayanan, *Technology and Circuit Design in Nanoscale Single- and Multiple-Gate Silicon CMOS*, September 2006, Qualcomm, San Diego.
33. Saibal Mukhopadhyay, *Design Methodologies for Memories in Scaled Technologies*, August 2006, Assistant Professor, ECE, Georgia Institute of Technology starting September 2007.
34. Animesh Datta, *Process-Tolerant CMOS Circuit and System Design*, January 2007, Qualcomm, San Diego.
35. Qikai Chen, *Low Power and Robust Memory Design: Device, Circuit, and Microarchitecture Perspective*, May 2007, Intel Corporation, Santa Clara.
36. Tamer Cakici, *Exploiting Independent Gate Technology in Multiple-Gate Silicon CMOS Circuit Design*, May 2007, Texas Instruments, Dallas.
37. Aditya Bansal, *Modeling and Optimization of Multiple-Gate FETs for Low-Power and Robust Circuit Design*, August 2007, IBM TJ Watson Research, Yorktown Heights, New York.
38. Arijit Raychowdhury, *Design of High Performance and Low Power Digital Circuits with Carbon Nanotube Based FETs*, September 2007, Circuits Research laboratory, Intel Corporation, Hillsboro, Oregon. **Choras Foundation Doctoral Dissertation Award.**
39. Kunhyuk Kang, *Analysis and Design of Nano-Scale VLSI Circuits Considering The Spatial and Temporal Reliability Degradation*, October 2007, Intel Corporation, Hillsboro, Oregon.
40. Myeong-Eun Hwang, *Ultralow Power and Process Variation Tolerant VLSI Circuit Design in Nanoscale Technologies*, December 2007, Intel Corporation, Hillsboro, Oregon.
41. Swaroop Ghosh, *Voltage-Scalable Adaptive System Design for Low Power and Error Resilience in Nanometer Technologies*, August 2008, Intel Corporation, Hillsboro, Oregon.
42. Nilanjan Banerjee, *Architecture-Circuit Co-Design for Low-Power and Error-Resilience in the Nanometer Regime*, August 2008, Intel Corp., Santa Clara, California.
43. Mesut Meterelliyoz, December 2008, Intel, Hillsboro, Oregon.
44. Jung-Hwan Choi, *Thermal Modeling, analysis, and Management Techniques for Nano Scale VLSI Circuits*, March 2009, Samsung Corporation, Seoul, Korea.
45. Jaydeep Kulkarni, *Low Voltage Robust Memory Circuit Design*, May 2009, Intel, Hillsboro, Oregon. **Doctoral Dissertation Award.**
46. Patrick Ndai, *Architecture-Aware Circuit Design for Process Tolerance and Resilience*, July 2009, Texas Instruments, Dallas, Texas.
47. Jing Li, *Robust and Energy-Efficient Heterogeneous System Design in Emerging Technologies*, July 2009, IBM TJ Watson Research, Yorktown, New York.
48. Ik-Joon Chang, *Aggressive Voltage Scaling in Digital Circuits*, October 2009, Samsung Corporation, Seoul, Korea.
49. Ashish Goel, *Low-Power, Process and Error Tolerant Circuit Design for Nanometer Technologies*, June 2010, Broadcom.

50. Georgios Karakonstantis, *Cross Layer Design Methodologies for Energy Efficient and Variation Tolerant Circuits and Systems*, December 2010, EPFL, Switzerland.
51. Debabrata Mohapatra, *Approximate Computing: Enabling Voltage Overscaling in Multi-media Applications*, April 2011, Intel Corporation, Santa Clara.
52. Niladri Mojumder, *Design of Hybrid Spintronic Devices at Scaled Technologies for Non-Volatile Memory Applications*, September 2011, Global Foundries.
53. Charles Augustine, *Spintronic Memory and Logic: From atoms to Systems*, October 2011, Intel Corporation, Hillsboro, Oregon.
54. Sang Phill Park, *On-Chip Memory Design in Scaled Technologies*, October 2011, Intel Corporation, Hillsboro, Oregon.
55. George Panagopoulos, *On Variability and Reliability of CMOS and SPIN based Devices*, August 2012, Intel Corporation, Munich, Germany.

Ph.D. Theses Currently Supervising:

56. Sumeet Gupta
57. Mrigank Sharad
58. Yusung Kim
59. Xun Yao Fong
60. Myeong Aye Kang
61. Himanshu Markendeya
62. Lu Chao
63. Dongsoo Lee
64. Soo Youn Kim
65. Selin Baytok
66. Paul Griffin
67. Vaibhav Gupta
68. Harsha Choday
69. Chih-Hsiang Ho
70. Mayur Bubna
71. Kon-Woo Kwon
72. Karthik Yogendra
73. Wuh-Sul Choo
74. Arun Goud

MS Theses Supervised:

75. Priya Patil, *Low Power Driven Logic Synthesis*, Feb. 1996. Currently at Intel Corp., California.

76. Hendrawan Soeleman, *Power Estimation of Static CMOS Combinational Digital Logic Circuits*, Aug. 1996.
77. M. Lundberg, "Fast Power Estimation Methods with Application to Adaptive Channel Equalization," Lulea University of Technology, Lulea, Sweden. *Ericsson MD110 User Group Award for the Best MS thesis in Telecommunications area in Sweden*.
78. N. Sankarayya, *Computational Optimizations for Low-Power Digital Signal Processing*, Dec. 1997.
79. Naran Sirisantana, *High-Performance Low-Power CMOS Circuits Using Multiple Channel Length and Multiple Oxide Thickness*, Jan. 2000.
80. Jong-Sun Park, *High-Performance FIR Filter Implementation Based on Sharing Multiplication*, June 2000.
81. Cassondra Crotty, *Low Complexity Finite Impulse Response Digital Filter Design Using Factorization of Perturbed Coefficients*, June 2000.
82. Hunsoo Choo, *Decision Feedback Equalizer with Computation Sharing Multiplication Using Redundant Number Scheme*, December 2000.
83. Amit Agarwal, *Design of Leakage Tolerant Caches for Scaled Technologies*, January 2002.
84. Hiroaki Suzuki, *Adaptive Supply Voltage for Low-Power Ripple-Carry and Carry-Select Adders*, December 2003.
85. Debjyoti Ghosh, *Low-Complexity Power-Efficient BIST*, December 2003, Analog Devices.
86. Aditya Bansal, *Optimization and Characterization of Sub-50nm Gate Length Asymmetric Halo MOSFETs*, December 2003.
87. Cheng-Yi Chen, *Efficient Communication Channel Utilization for Mapping FFT onto Mesh Array and Torus Array*, May 2004, Socle Technology Corp, TW.
88. Rouzbeh Jazayeri, *An Efficient Low Power and High Performance Multiplier for Digital Filtering*, May 2004, Intel.
89. Mathew Cooke, *Energy-Recovery Clocking Scheme and Circuit Elements*, December 2004, AMD.
90. James Gallagher, *Low Power Design using Dual-Vt for Nanometer-Scale CMOS*, May 2005, Intel.
91. Arjun Guha, *Design of Robust SRAM Cells*, May 2006, Micron.
92. Pooja Batra, *Logic Families for Ultralow-Power Process Tolerant Digital Subthreshold Design*, February 2007, Sun Microsystems.
93. Saakshi Gangwal, *Optimization of Surface Orientation for Robust, High-Performance and Low-Power FinFET SRAM*, May 2007, Intel Corporation, Austin.
94. Dheepa Lekshmanan, *Device Circuit Co-design for Robust and High Performance FinFET Logic and SRAMs*, May 2007, Texas Instruments, Dallas.
95. Vinita Soman, *Cell Based Library Design Methodology for Improved performance and Variation Tolerance in Subthreshold Circuits*, Intel Corp., Hillsboro, Oregon.
96. Sumeet Gupta, *Modeling and Analysis of Digital Computation in Ultra-Subthreshold Regime: Approaching CMOS Limits*, currently enrolled in the PhD program in my group.
97. Niladri Mojumder, *Self-Repairing SRAM using On-Chip Detection and Compensation*, enrolled in PhD program in my group.

98. Christine Placek, *Voltage Over-Scaling in Unbalanced Pipelines with Adaptive Clocking*, Intel Corporation, Hillsboro, Oregon.

MS Theses Currently Being Supervised:

Visiting Scholar and Post-doctoral Researcher:

99. Magnus Lundberg, Sweden.
100. Alexandro Adario, PhD student from Brazil.
101. Mikael Kerttu, Lulea University, Sweden.
102. Dr. Bipul Paul, Post-doctoral researcher, PhD from Indian Institute of Science, India.
103. Dr. Keejong Kim, Post-doctoral researcher from Samsung, currently in Broadcom.
104. Prof. Meng-Huseh Chiang, National Ilan University, Taiwan
105. Prof. Il-Sup Chung, Korea

ACTIVITIES AS A REFEREE:

- | | |
|----------------|--|
| 1992 - present | National Science Foundation |
| 1988 - present | IEEE Transactions on Computer-Aided-Design, IEEE Transactions on Circuits and Systems, IEEE Transactions on VLSI Systems, IEEE Transactions on Electron Devices, IEEE/ACM Design Automation Conference, International Test Conference, International Conference on Computer-Aided-Design, IEEE VLSI Test Symposium, etc. |

LIST OF PUBLICATIONS

BOOKS

1. K. Roy and S. Prasad, *Low-Power CMOS VLSI Circuit Design*, John Wiley & Sons, Inc., ISBN 0-471-11488-X, 2000, 359 pages.
2. K-S. Yeo and K. Roy, *Low-Voltage Low-Power VLSI Subsystems*, McGraw-Hill 2004, ISBN: 0-07-143786-X, 294 pages.

CHAPTERS IN BOOKS

3. K. Roy, "Segmented Channel Routing," book chapter in *Advanced Routing of Electronic Modules*, ed. M. Pecht, CRC Press, 1995, pp. 207-235.
4. M. Levitt and K. Roy, "Testing of BiCMOS Logic," book chapter in *BiCMOS Technology and Applications*, Kluwer Academic Publishers, ed. A. Alvarez, 1993, pp. 271-294.
5. K. Roy and S. Prasad, "Power Dissipation Driven FPGA Place and Route under Delay Constraints," in *Field Programmable Logic – Architectures, Synthesis, and Applications*, Springer-Verlag, 1994, pp. 57-65.
6. K. Roy and S. Nag, "On Channel Architecture and Routability for FPGA's under Faulty Conditions," in *Field Programmable Logic – Architectures, Synthesis, and Applications*, Springer-Verlag, 1994, pp. 361-372.
7. K. Roy, R. Roy, and T.-L. Chou, "Design of Low Power Digital Systems," in *Emerging Technologies*, ed. W. Liu and R. Cavin, IEEE, May 1996, pp. 137-204.
8. K. Roy, "Power Analysis and Design at System Level: Notebook Computers," in , Kluwer Academic Press, *Low Power Design in Deep Submicron Electronics*, October 1996, ed. J. Mermet and W. Nebel, pp. 419-431.
9. K. Roy and M. Johnson, "Software Power Optimization," in *Low Power Design in Deep Submicron Electronics*, Kluwer Academic Press, October 1996, ed. J. Mermet and W. Nebel, pp. 433-459.
10. T.-L. Chou and K. Roy, "Logic Synthesis," in *Encyclopedia of Electronics*, John Wiley & Sons, March 1999, ISBN 0471139467.
11. H. Soeleman and K. Roy, "Accurate Power Estimation of Combinational Digital Circuits," in *The Computer Engineering Handbook*, edited by V. Oklobdzija, CRC Press, 2002, ISBN: 0-8493-0885-2.
12. A. Agarwal and K. Roy, "Exploring High Bandwidth Pipelined Cache Architecture for Scaled Technology," in *Embedded Software for SoC*, Edited by A. A. Jerraya, S. Yoo, N. Wehn, D. Verkest (editors), Kluwer Academic Publishers, June 2003.
13. A. Agarwal, C. H. Kim, and K. Roy, "Circuit Techniques for Leakage Reduction," in *Low Power Electronics Design*, Edited by C. Piguet, CRC press, 2004, pp. 13.1-13.15, ISBN: 0-8493-1941-2.
14. A. Raychowdhury and K. Roy, "Nanometer Scale Technologies: Device Considerations," in *Nano, Quantum, and Molecular Computing: Implications to High Level Design and Validation*, Kluwer Academic Press, pp. 5-29, June 2004, ISBN: 1-4020-8067-0.
15. A. Keshavarzi and K. Roy, "Impact of Leakage Power and Variation on Testing," in *Leakage in Nanometer CMOS Technologies*, Springer, 2006, ISBN: 0-387-25737-3.
16. K. Roy and S. Bhunia, "Low Power Design Techniques and Test and Test Implications," Chapter in *Power Aware Testing and Test Strategies for Low Power Devices*, Springer, ISBN: 978-1-4419-0927-5.

17. J. Kulkarni and K. Roy, "Technology/Circuit Co-Design for III-V FETs," Chapter in *Fundamentals of III-V Semiconductor MOSFETs*, Springer, ISBN: 978-1-4419-1546-7, pp. 423-441.
18. G. Karakonstantis and K. Roy, "Low-Power and Variation-Tolerant Application-Specific System Design," Chapter in *Low-Power Variation-Tolerant Design in Nanometer Silicon*, Springer, ISBN: 978-1-4419-7417-4, pp. 249-292.

ARTICLES IN JOURNALS

19. P. Banerjee, J. Rahmeh, C. Stunkel, S. Nair, K. Roy, V. Balasubramanian, and J. Abraham, "Algorithm Based Fault Tolerance on Hypercube," *IEEE Transactions on Computers*, August, 1990, pp. 1132-1145.
20. K. Roy and J. Abraham, "The Use of RTL Descriptions in Accurate Timing Verification and Test Generation," *IEEE Journal of Solid State Circuits*, September, 1991, pp. 1230-1239.
21. K. Roy, "A Bounded Search Algorithm for Segmented Channel Routing for FPGAs and Associated Channel Architecture Issues," *IEEE Transactions on Computer-Aided-Design of Integrated Circuits*, November, 1993, pp. 1695-1705.
22. K. Roy and S. Prasad, "Circuit Activity Based Logic Synthesis for for Low Power Reliable Operations," *IEEE Transactions on VLSI Systems*, December, 1993, pp. 503-513.
23. M. Levitt, K. Roy, and J. Abraham, "BiCMOS Logic Testing," *IEEE Transactions on VLSI Systems*, June 1994, pp. 241-248.
24. K. Roy and S. Nag, "Automatic Synthesis of FPGA Channel Architecture for Performance and Routability," *IEEE Transactions on VLSI Systems*, December 1994, pp. 508-511.
25. K. Roy and S. Prasad, "Logic Synthesis for Reliability – An Early Start to Controlling Electromigration and Hot Carrier Effects," *IEEE Transactions on Reliability*, June, 1995, pp. 251-255.
26. K. Roy and S. Nag, "On Routability for FPGA's under Faulty Conditions," *IEEE Transactions on Computers*, November 1995, pp. 1296-1305.
27. K. Kornegay and K. Roy, "Structured Test Methodology and Test Economics for Multichip Modules," *IEEE Transactions on Components, Hybrids, Manufacturing Technology – Advanced Packaging*, February 1996, pp. 195-202.
28. S. Prasad and K. Roy, "Transistor Reordering for Power Minimization under Delay Constraint," *ACM Transactions on Design Automation of Electronic Systems*, Vol. 1, No. 2, April 1996, pp. 280-300.
29. D. Somasekhar and K. Roy, "Differential Current Switch Logic: A Low-Power DCVS Logic Family," *IEEE Journal of Solid-State Circuits*, July 1996, pp. 981-991.
30. T.-L. Chou and K. Roy, "Accurate Power Estimation of CMOS Sequential Circuits," *IEEE Transactions on VLSI Systems*, September 1996, pp. 369-380.
31. Y. Ye and K. Roy, "Energy Recovery Circuits Using Reversible and Partially Reversible Logic," *IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications*, September 1996, pp. 769-778.
32. T.-L. Chou and K. Roy, "Estimation of Activity for Static and Domino CMOS Circuits Considering Signal Correlations and Simultaneous Switching," *IEEE Transactions on Computer-Aided Design of Integrated Circuits*, October 1996, pp. 1257-1265.
33. N. Sankarayya, K. Roy, and D. Bhattacharya, "Algorithms for Low Power High Speed FIR Filter Realization Using Differential Coefficients," *IEEE Transactions on Circuits and Systems: Analog and Digital Signal Processing*, June 1997, pp. 488-497.

34. M. Johnson and K. Roy, "Datapath Scheduling with Multiple Supply Voltages and Voltage Converters," *ACM Transactions on Design Automation of Electronic Systems*, July 1997.
35. T.-L. Chou and K. Roy, "Statistical Estimation of CMOS Circuit Activity under Probabilistic Delays," *IEICE (Japan) Transactions on Fundamentals of Electronics, Communications and Computer Sciences*, special issue on VLSI Design and CAD Algorithms, October 1997, pp. 1915-1923.
36. Y. Ye and K. Roy, "An XOR-Based Decomposition Diagram and Its Application in Synthesis of AND-XOR Network," *IEICE (Japan) Transactions on Fundamentals of Electronics, Communications and Computer Sciences*, special issue on VLSI Design and CAD Algorithms, October 1997, pp. 1742-1748.
37. S. Nag and K. Roy, "Performance and Wireability Driven Layout for Row-Based FPGAs," *Journal of VLSI Design*, Vol. 7, No. 4, 1998, pp. 353-364.
38. K. Roy, "Power Dissipation Driven FPGA Place and Route Under Timing Constraints," *IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications*, May 1999, Vol. 46, No. 4, pp. 634-637.
39. T.-L. Chou and K. Roy, "Power Estimation Under Uncertain Delays," *Integrated Computer-Aided Engineering*, Wiley-Interscience, pp. 107-116, vol. 5, no. 2, 1998.
40. C.-Y. Wang and K. Roy, "Maximum Power Estimation for CMOS Circuits Using Deterministic and Statistical Techniques," *IEEE Transactions on VLSI Systems*, March 1998, pp. 134-140.
41. Z. Chen, K. Roy, and T.-L. Chou, "Efficient Statistical Approach to Estimate Power Considering Uncertain Properties of Primary Inputs," *IEEE Transactions on VLSI Systems*, pp. 484-492, September 1998.
42. D. Somasekhar and K. Roy, "LVDCSL: A High-Performance Low-Power Logic Using High Fan-in Gates," *IEEE Transactions on VLSI Systems*, Special issue on low-power design, December 1998, pp. 573-577.
43. L. Wei, Z. Chen, K. Roy, M. Johnson, Y. Ye, and V. De, "Design and Optimization of Dual Threshold Circuits for Low-Voltage Low-Power Applications," *IEEE Transactions on VLSI Systems*, Special issue on low-power electronics and design, March 1999, pp. 16-24.
44. C. Wang and K. Roy, "An Activity-Driven Encoding Scheme for Power Optimization in Microprogrammed Control Unit," *IEEE Transactions on VLSI Systems*, March 1999, pp. 130-134.
45. M. Johnson, D. Somasekhar, and K. Roy, "Models and Algorithms for Bounds on Leakage in CMOS Circuits," *IEEE Transactions on Computer-Aided Design of IC's*, June 1999, pp. 714-725.
46. H. Soeleman, K. Roy, and T.-L. Chou, "Estimating Circuit Activity in Combinational CMOS Digital Circuits," *IEEE Design and Test of Computers*, April-June 2000, pp. 112-119.
47. C-Y. Wang and K. Roy, "Maximization of Power Dissipation in Large CMOS Circuits Considering Spurious Transitions," *IEEE Transactions on Circuits and Systems - I*, April 2000, pp. 483-490.
48. Z. Chen, K. Roy, and E. Chong, "Estimation of Power Dissipation Using a Novel Power Macromodeling Technique," *IEEE Transactions on Computer-Aided-Design*, November 2000, pp. 1363-1369.
49. X. Zhang, K. Roy, and S. Bhawmik, "Low Power Weighted Random Pattern Testing," *IEEE Transactions on Computer-Aided-Design*, November 2000, pp. 1389-1398.
50. K. Muhammad and K. Roy, "Fault Detection and Location Using IDD Waveform Analysis," *IEEE Design and Test*, January-February 2001, pp. 42-49.
51. A. Keshavarzi, K. Roy, and C. Hawkins, "Intrinsic Leakage in Deep Submicron IC's - Measurement Based Test and Power Solutions," *IEEE Transactions on VLSI Systems*, December 2000, pp. 717-723.

52. Y. Ye and K. Roy, "QSERL: Quasi-Static Energy Recovery Logic," *IEEE Journal of Solid-State Circuits*, February, 2001 pp. 239-249.
53. L.-Y. Chiou, K. Muhammad, and K. Roy, "Signal Strength based Switching Activity Modeling and Estimation for DSP Applications," *Journal of VLSI Design*, Special issue on low power design, Vol. 12, No. 2, pp.233-243, 2001
54. S.-H. Yang, M. Powell, B. Falsafi, K. Roy, and T. Vijaykumar, "An Energy-Efficient High Performance Deep-Submicron Instruction Cache," *IEEE Transactions on VLSI Systems*, Special issue on low-power design, February 2001, pp. 77-89.
55. H. Soeleman, K. Roy, and B. Paul, "Robust Sub-Threshold Logic for Ultra-Low Power Operation," *IEEE Transactions on VLSI Systems*, Special issue on low-power design, February 2001, pp. 90-99.
56. R. Zhang, K. Roy, C.-K. Koh, and D. Janes, "Stochastic Interconnect Modeling, Power Trends, and Performance Characterization of 3-Dimensional Circuits," *IEEE Transactions on Electron Devices*, April 2001, pp. 638-652.
57. Z. Chen, L. Wei, and K. Roy, "On Effective IDDQ Testing of Low Voltage CMOS Circuits Using Leakage Control Techniques," *IEEE Transactions on VLSI Systems*, October 2001, pp. 718-725.
58. M. Lundberg, K. Muhammad, K. Roy, and S. Wilson, "A Novel Approach to High Level Switching Activity Modeling with Applications to DSP System Synthesis," *IEEE Transactions on Signal Processing*, December 2001.
59. S. Zhao, C.-K. Koh, and K. Roy, "Decoupling Capacitance Allocation and Its Application to Power Supply Noise Aware Floorplanning," *IEEE Transactions on Computer-Aided Design of IC's*, January 2002, pp. 81-92.
60. K. Muhammad and K. Roy, "A Graph Theoretic Approach for Synthesizing Very Low-Complexity High-Speed Digital Filters," *IEEE Transactions on Computer-Aided Design of IC's*, February 2002, pp. 204-216.
61. M. Johnson, D. Somasekhar, L. Chiou, and K. Roy, "Leakage Control With Efficient Use of Transistor Stacks in Single Threshold CMOS," *IEEE Transactions on VLSI Systems*, February 2002, pp. 1-5.
62. Z. Chen, L. Wei, A. Keshavarzi, and K. Roy, "IDDQ Testing for Deep Sub-Micron IC's: Challenges & Solutions," *IEEE Design & Test*, March-April 2002, pp. 24-33.
63. R. Zhang and K. Roy, "Low-Power High-Performance Double-Gate Fully Depleted SOI Circuit Design," *IEEE Transactions on Electron Devices*, May 2002, pp. 852-862.
64. Y. Im and K. Roy, "O²ABA: A Novel High-Performance Predictable Circuit Architecture for the Deep Sub-micron Era," *IEEE Transactions on VLSI Systems*, June 2002, pp. 221-229.
65. K. Muhammad and K. Roy, "Reduced Computational Redundancy Implementation of DSP Algorithms Using Computation Sharing Vector Scaling," *IEEE Transactions on VLSI Systems*, June 2002, pp. 292-300.
66. L. Wei, R. Zhang, K. Roy, Z. Chen, and D. Janes, "Vertically Integrated SOI Circuits for Low-Power and High-Performance Applications," *IEEE Transactions on VLSI Systems*, June 2002, pp. 351-362.
67. R. Zhang, K. Roy, C. Koh, and D. Janes, "Exploring SOI Device Structures and Interconnect Architectures for Low-Power High-Performance Circuits," *IEE Proceedings: Computers and Digital Techniques*, Vol. 149, Issue 04, July 2002, pp. 137-145.

68. A. Solomatnikov, D. Somasekhar, N. Sirisantana, and K. Roy, "Skewed CMOS: Noise Tolerant High Performance and Low Power Static Circuit Family," *IEEE Transactions on VLSI Systems*, pp. 469-476, August 2002.
69. A. Keshavarzi, K. Roy, J. Tschantz, S. Narendra, A. Daasch, C. Hawkins, and V. De, "Impact of Leakage and Process Variation on Current-Based Testing for Future Scaled CMOS Circuits," *IEEE Design and Test*, September-October 2002, pp. 36-43.
70. S. Choi, D. Somasekhar, and K. Roy, "Dynamic Noise Model and Its Application to High Speed Circuit Design," *Microelectronics Journal*, 33, 2002, 835-846.
71. K. Roy, S. Mukhopadhyay, and H. Mahmoodi-Meimand, "Leakage Current in Deep-Sub-micron CMOS Circuits," *Journal of Circuits, Systems, and Computers*, Vol. 11, No. 6, pp. 575-600, December 2002.
72. H. Choo, K. Muhammad, and K. Roy, "Two's Complement Computation Sharing Multiplier and Its Application to Adaptive Filter Design," *IEEE Transactions on Signal Processing*, pp. 458-469, February, 2003.
73. A. Agarwal, H. Li, and K. Roy, "DRG Cache: A Data Retention Gated Ground Cache for Low Power Applications," *IEEE Journal of Solid-State Circuits*, pp. 319-328, February 2003.
74. K. Roy, S. Mukhopadhyay, and H. Mahmoodi-Meimand, "Leakage Current Mechanisms and Leakage Reduction Techniques in Deep-Submicron CMOS Circuits," *IEEE Proceedings*, pp. 305-327, February 2003.
75. J. Park, K. Muhammad, and K. Roy, "High Performance FIR Filter Design Based on Sharing Multiplication," *IEEE Transactions on VLSI Systems*, April 2003, pp. 244-253.
76. S. Mukhopadhyay, C. Neau, T. Cakici, A. Agarwal, C. Kim, and K. Roy, "Gate Leakage Reduction for Scaled Devices Using Transistor Stacking," *IEEE Transactions on VLSI Design*, August 2003, pp. 716-730.
77. A. Keshavarzi, K. Roy, C. Hawkins, and V. De, "Multiple-Parameter CMOS IC Testing with Increased Sensitivity for IDDQ," *IEEE Transactions on VLSI Systems*, October 2003, pp. 863-870.
78. G. Zhong, C.-K. Koh, and K. Roy, "On-Chip Interconnect Modeling by Wire Duplication," *IEEE Transactions on CAD of Integrated Circuits*, November 2003, pp. 1521-1532.
79. C. H. Kim, H. Soeleman, and K. Roy, "Ultra-Low Power DLMS Adaptive Filter for Hearing Aid Applications," *IEEE Transactions on VLSI Systems*, pp. 1058-1067, December 2003. **2005 IEEE Circuits and Systems Society Outstanding Young Author Award.**
80. N. Sirisantana and K. Roy, "High-Performance and Low-Power CMOS Circuits Using Multiple Channel Length and Multiple Oxide Thickness," *IEEE Design and Test*, pp. 56-63, Jan-Feb 2004.
81. J. Park, W. Jeong, H. Mahmoodi-Meimand, Y. Wang, H. Choo, and K. Roy, "Computation Sharing Programmable FIR Filter for High Performance and Low Power Applications," *IEEE Journal of Solid-State Circuits*, pp. 348-357, February 2004.
82. H. Mahmoodi-Meimand and K. Roy, "Diode-Footed Domino: A Leakage-Tolerant High Fan-in Dynamic Circuit Design Style," *IEEE Transaction on Circuits and Systems: I*, pp. 495-503, March 2004.
83. H. Li, S. Bhunia, Y. Chen, K. Roy, and T. Vijaykumar, "DCG: Deterministic Clock Gating for Low-Power Microprocessor Design," *IEEE Transactions on VLSI Systems*, pp. 245-254, March 2004.
84. H. Choo, K. Muhammad, and K. Roy, "Complexity Reduction of Digital Filters using Shift Inclusive Differential Coefficients," *IEEE Transactions on Signal Processing*, June 2004, pp. 1760-1772.

85. J. Kim and K. Roy, "Double-Gate MOSFET Subthreshold Circuit for Ultralow Power Applications," *IEEE Transactions on Electron Devices*, pp. 1468-1474 September 2004.
86. A. Raychowdhury, S. Mukhopadhyay, and K. Roy, "A Circuit-Compatible Model of Ballistic Carbon Nanotube Field-Effect Transistor," *IEEE Transactions on Computer-Aided Design of Integrated Circuits*, October 2004, pp. 1411-1420.
87. N. Sirisantana, B. Paul, and K. Roy, "Enhancing yield at the end of the technology roadmap," *IEEE Design and Test*, Nov.-Dec. 2004, pp. 563-571.
88. A. Agarwal, B. Paul, H. Mohammadi, A. Datta, and K. Roy, "A Process Tolerant Cache Architecture for Improved Yield in Nanoscale Technologies," *IEEE Transactions on VLSI Systems*, January 2005, pp. 27-38. **2005 IEEE Circuits and Systems Society VLSI Transactions Best Paper Award.**
89. Y. Chen, K. Roy, and C.-K. Koh, "Current Demand Balancing: A Technique for Minimization of Current Surge in High Performance Clock-Gated Processors," *IEEE Transactions on VLSI Systems*, January 2005, pp. 75-85.
90. B. Paul, A. Raychowdhury, and K. Roy, "Device Optimization for Digital Subthreshold Logic Operation," *IEEE Transactions on Electron Devices*, February 2005, pp. 237-247.
91. A. Bansal, B. Paul, and K. Roy, "Modeling and Optimization of Fringe Capacitance of Nanoscale DGMOS Devices," *IEEE Transactions on Electron Devices*, February 2005, pp. 256-262.
92. W. Jeong and K. Roy, "High-Performance Low-Power Dual Transition Preferentially Sized (DTPS) Logic," *IEEE Journal of Solid-State Circuits*, February 2005, pp. 480-484.
93. S. Bhunia and K. Roy, "Defect Oriented Testing of Analog Circuits Using Wavelet Analysis of Dynamic Supply Current," *Journal of Electronic Testing: Theory and Applications*, 21, 2005, pp. 147-159.
94. C. H. Kim, J. Kim, S. Mukhopadhyay, and K. Roy, "A Forward Body-Biased Low-Leakage SRAM Cache: Device, Circuit, and Architecture Considerations," *IEEE Transactions on VLSI systems*, March 2005, pp. 348-357.
95. L. Chiou, S. Bhunia, and K. Roy, "Synthesis of Application-Specific Highly-Efficient Multi-Mode Cores for Embedded Systems," *ACM Transactions on Embedded Computing Systems*, February 2005, Volume 4, Issue 1, pp. 168-188.
96. S. Bhunia, H. Mahmoodi, D. Ghosh, S. Mukhopadhyay, and K. Roy, "Low-Power Scan Design Using First Level Supply Gating," *IEEE Transactions on VLSI Systems*, March 2005, pp. 384-395.
97. A. Raychowdhury and K. Roy, "Carbon Nanotube Based Voltage-Mode Multiple-Valued Logic Design," *IEEE Transactions on Nanotechnology*, March 2005, pp. 168-179.
98. S. Mukhopadhyay, A. Raychowdhury, and K. Roy, "Accurate Estimation of Total Leakage in Nanometer Scale Bulk CMOS Circuits Based on Device Geometry and Doping Profile," *IEEE Transactions on CAD of Integrated Circuits*, March 2005, pp. 363-381.
99. A. Bansal and K. Roy, "Asymmetric Halo CMOSFET to Reduce Static Power Dissipation with Improved Performance," *IEEE Transactions on Electron Devices*, March 2005, pp. 397-405.
100. A. Cao, N. Sirisantana, C.-K. Koh, and K. Roy, "Synthesis of Skewed Logic Circuits," *ACM Transactions on Design Automation of Electronic Systems*, Volume 10, Issue 2, April 2005, pp. 205-228.
101. S. Bhunia and K. Roy, "A Novel Wavelet Transform Based Transient Current Analysis for Fault Detection and Localization," *IEEE Transactions on VLSI Systems*, April 2005, pp. 503-507.

102. A. Agarwal, S. Mukhopadhyay, C.H. Kim, A. Raychowdhury, and K. Roy, "Leakage Power Analysis and Reduction: Models, Estimation and Tools," *IEE Proceedings – Computers and Digital Techniques*, May 2005, pp. 353-368.
103. S. Bhunia, A. Datta, N. Banerjee, and K. Roy, "GAARP: A Power-Aware GALs Architecture for Real-Time Algorithm-Specific Tasks," *IEEE Transactions on Computer*, special issue on low-power design, June 2005, pp. 752-766.
104. M. Hwang, A. Raychowdhury, and K. Roy, "Energy Recovery Techniques to Reduce On-Chip Power Density in Molecular Nano-Technologies," *IEEE Transactions on Circuits and Systems*, August 2005, pp. 1580-1589.
105. B. Paul, K. Kang, H. Kufluoglu, A. Alam, and K. Roy, "Impact of NBTI on the Temporal Performance Degradation of Digital Circuits," *IEEE Electron Device Letters*, August 2005, pp. 560-562.
106. A. Agarwal, B. Paul, S. Mukhopadhyay, and K. Roy, "Process Variation in Embedded Memories: Failure Analysis and Variation Aware Architecture," *IEEE Journal of Solid-State Circuits*, September 2005, pp. 1804-1814.
107. H. Mahmoodi, S. Mukhopadhyay, and K. Roy, "Estimation of Delay Variations due To Random-Dopant Fluctuations in Nanoscale CMOS Circuits," *IEEE Journal of Solid-State Circuits*, September 2005, pp. 1787-1796.
108. Y. Wang and K. Roy, "CSDC: A New Complexity Reduction Technique for Multiplierless Implementation of Digital FIR Filters," *IEEE Transactions on Circuits and Systems I*, September 2005, pp. 1845-1853.
109. A. Raychowdhury, B. Paul, S. Bhunia, and K. Roy, "Computing with Subthreshold Leakage: Device/Circuit/Architecture Co-Design for Ultralow-Power Subthreshold Operation," *IEEE Transactions on VLSI Systems*, November 2005, pp. 1213-1224.
110. Q. Chen, H. Mahmoodi, S. Bhunia, and K. Roy, "Efficient Testing of SRAM with Optimized March Sequences and a Novel DFT Technique for Emerging Failures due to Process Variations," *IEEE Transactions on VLSI Systems*, November 2005, pp. 1286-1295.
111. S. Mukhopadhyay, H. Mahmoodi, and K. Roy, "Modeling of Failure Probability and Statistical Design of SRAM Array for Yield Enhancement in Nano-Scaled Technologies," *IEEE Transactions on Computer-Aided Design of Integrated Circuits*, December 2005, pp. 1859-1880.
112. A. Raychowdhury and K. Roy, "Modeling of Metallic Carbon Nanotube Interconnects for Circuit Simulation and a Comparison with Cu Interconnects for Scaled Technologies," *IEEE Transactions on Computer-Aided Design of IC's*, January 2006, pp. 58-65.
113. C. H. Kim, J. Kim, I. Chang, and K. Roy, "PVT-Aware Leakage Reduction for On-Die Caches with Improved Read Stability," *IEEE Journal of Solid-State Circuits*, January 2006, pp. 170-177.
114. H. Ananthan and K. Roy, "Technology and Circuit Design Considerations in Width-Quantized Quasi-Planar Double-Gate SRAM," *IEEE Transactions on Electron Devices*, February 2006, pp. 242-250.
115. B. Paul, A. Agarwal, and K. Roy, "Low-Power Design Techniques for Scaled Technologies," *Integration, the VLSI Journal*, 39, 2006, pp. 64-89.
116. S. Mukhopadhyay, H. Mahmoodi, and K. Roy, "A Novel High-Performance and Robust Sense Amplifier Using Independent Gate Control in Sub-50nm Double-Gate MOSFET," *IEEE Transactions on VLSI Systems*, February 2006, pp. 183-192.
117. D. Kang, H. Choo, K. Muhammad, and K. Roy, "Layout-Driven Architecture Synthesis for High-Speed Digital Filters," *IEEE Transactions on VLSI Systems*, February 2006, pp. 203-207.

118. S. Mukhopadhyay, K. Kim, X. Wang, D. Frank, P. Oldiges, C.-T. Chuang, and K. Roy, "Optimal Ultra-Thin Body FD/SOI Device Structure Using Thin-BOX for Sub-50nm SRAM Design," *IEEE Electron Device Letters*, Volume 27, Issue 4, April 2006 Page(s):284 - 287.
119. J. Kim and K. Roy, "A Leakage-Tolerant Low-Swing Circuit Style in Partially Depleted Silicon-on-Insulator CMOS Technologies," *IEEE Transactions on VLSI Systems*, May 2006, pp. 549-552.
120. C.H. Kim, K. Roy, S. Hsu, R. Krishnamurthy, and S. Borkar, "A Process variation Compensating Technique With an On-Die Leakage Current Sensor for Nanometer Scale Dynamic Circuits," *IEEE Journal of Solid-State Circuits*, June 2006, pp. 646-649.
121. J. Park, K. Muhammad, and K. Roy, "Efficient Modeling of $1/f^\alpha$ Noise using Multi-Rate Process," *IEEE Transactions on Computer-Aided Design of IC's*, July 2006, pp. 1247-1256.
122. S. Mukhopadhyay, S. Bhunia, and K. Roy, "Modeling and Analysis of Loading Effect on Leakage of Nano-Scale Bulk CMOS Logic Circuits," *IEEE Transactions on Computer-Aided Design of Integrated Circuits*, August 2006, pp. 1486-1495.
123. N. Banerjee, A. Raychowdhury, K. Roy, S. Bhunia, and H. Mahmoodi, "Novel Low-Overhead Operand Isolation Techniques for Low-Power Datapath Synthesis," *IEEE Transactions on VLSI Systems*, September 2006, pp. 1034-1039.
124. S. Mukhopadhyay, K. Kim, C.-T. Chuang, and K. Roy, "Modeling and Analysis of Total Leakage Currents in Nano-scale Double Gate Devices and Circuits," *IEEE Transactions on Computer-Aided Design of Integrated Circuits*, October 2006, pp. 2052-2061.
125. A. Raychowdhury, A. Keshavarzi, J. Kurtin, V. De, and K. Roy, "Carbon Nanotube Field Effect Transistors for High Performance Digital Circuits: DC Analysis and Modeling toward Optimum Transistor Structure," *IEEE Transactions on Electron Devices*, November 2006, pp. 2711-2716.
126. A. Keshavarzi, A. Raychowdhury, J. Kurtin, K. Roy, and V. De "Carbon Nanotube Field Effect Transistors for High Performance Digital Circuits: Transient Analysis, Parasitics, and Scalability," *IEEE Transactions on Electron Devices*, November 2006, pp. 2718-2726.
127. K. Kang, B. Paul, and K. Roy, "Statistical Timing Analysis using Levelized Covariance Propagation Considering Systematic and Random Variations of Process Parameters," *ACM Transactions on Design Automation of Electronic Systems*, vol. 11, no. 4, October 2006, pp. 848-879.
128. A. Datta, S. Bhunia, S. Mukhopadhyay, and K. Roy, "Modeling of Pipeline Delay and Statistical Design of Pipeline under Process Variations," *IEEE Transactions on Computer-Aided Design of Integrated Circuits*, November 2006, pp. 2427-2436.
129. M. Budnik and K. Roy, "A Power Delivery and Decoupling Network Minimizing Ohmic Loss and Supply Voltage Variation in Silicon Nanoscale Technologies," *IEEE Transactions on VLSI Systems*, December 2006, pp. 1336-1346.
130. A. Bansal, B. Paul, and K. Roy, "An Analytical Fringe Capacitance Model for Interconnects Using Conformal Mapping," *IEEE Transactions on Computer-Aided Design of Integrated Circuits*, December 2006, pp. 2765-2774.
131. S. Bhunia, S. Ghosh, A. Raychowdhury, and K. Roy, "A Novel Delay Fault Testing Methodology Using Low-Overhead Built-In Delay Sensor," *IEEE Transactions on Computer-Aided design of Electronic Circuits*, December 2006, pp. 2934-2943.
132. H. Suzuki, C. H. Kim, and K. Roy, "Fast Tag Comparators Using Diode Partitioned Domino for 64-Bit Microprocessors," *IEEE Transactions on Circuits and Systems - I*, February 2007, pp. 322-328.

133. B. Paul, K. Kang, H. Kufluoglu, M. Alam, and K. Roy, "Negative Bias Temperature Instability: Estimation and Design for Improved Reliability of Nanoscale Circuits," *IEEE Transactions on Computer-Aided Design of Integrated Circuits*, April 2007, pp. 743-751.
134. A. Bansal, S. Mukhopadhyay, and K. Roy, "Device-Optimization Technique for Robust and Low-Power FinFET SRAM Design in NanoScale Era," *IEEE Transactions on Electron Devices*, June 2007, pp. 1409-1419.
135. A. Agarwal, K. Kang, S. Bhunia, J. Gallagher, and K. Roy, "Device-Aware Yield-Centric Dual V_t Design Under Parameter Variations in Nanoscale Technologies," *IEEE Transactions on VLSI Systems*, June 2007, pp. 660-671.
136. S. Mukhopadhyay, K. Kim, H. Mahmoodi-Meimand, and K. Roy, "Design of a Process Variation Tolerant Self-Repairing SRAM for Yield Enhancement in Nanoscaled CMOS," *IEEE Journal of Solid-State Circuits*, June 2007, pp. 1370-1382.
137. A. Bansal and K. Roy, "Analytical Sub-Threshold Potential Distribution Model for Gate Underlap Double-Gate MOS Transistors," *IEEE Transactions on Electron Devices*, July 2007, pp. 1793-1798.
138. S. Ghosh, S. Bhunia, and K. Roy, "Low-Power and Testable Circuit Synthesis Using Shannon Decomposition Based Structural Transformation," *ACM Transactions on Design Automation of Electronic Systems*, Volume 12, Issue 4, September 2007.
139. K. Kang, H. Kufluoglu, K. Roy, and M. Alam, "Impact of Negative-Bias temperature Instability in Nanoscale SRAM Array," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, October 2007, pp. 1770-1781.
140. J. Kulkarni, K. Kim, and K. Roy, "A 160 mV, Fully Differential, Robust, Schmitt Trigger Based Sub-threshold SRAM," *IEEE Journal of Solid State Circuits*, October 2007, pp. 2303-2313.
141. S. Ghosh, S. Bhunia, and K. Roy, "CRISTA: A New Paradigm for Low-power, Variation-Tolerant and Adaptive Circuit Synthesis Using Critical Path Isolation," *IEEE Transactions on Computer-Aided Design of ICs*, November 2007, pp. 1947-1956.
142. A. Datta, A. Goel, T. Cakici, H. Mahmoodi, D. Lekshmanan, and K. Roy, "Modeling and Circuit Synthesis for Independently Controlled Double Gate FinFET Devices," *IEEE Transactions on Computer-Aided Design of Electronic Circuits*, November 2007, pp. 1957-1966.
143. J. Choi, A. Bansal, M. Meterilliyoz, J. Murthy, and K. Roy, "Self-consistent Approach for Leakage Power and Temperature Estimation to Predict Thermal Runaway in FinFET Circuits," *IEEE Transactions on Computer-Aided Design of ICs*, November 2007, pp. 2059-2068.
144. J. Li, A. Bansal, and K. Roy, "Poly-Si Thin Film Transistors: An Efficient and Low Cost Option for Digital Operation," *IEEE Transactions on Electron Devices*, November 2007, pp. 2918-2929.
145. A. Raychowdhury and K. Roy, "Carbon Nanotube Electronics: Design of High-Performance and Low-Power Digital Circuits," *IEEE Transactions on Circuits and Systems I – special issue on Nano-electronic circuits and Nano-architectures*, November 2007, pp. 2391-2401.
146. T. Cakici and K. Roy, "Analysis of Options in Double Gate MOS Technology: A Circuit Perspective," *IEEE Transactions on Electron Devices*, December 2007, pp. 3361-3368.
147. N. Banerjee and K. Roy, "Computation Partitioning and Reuse for Power Efficient High Performance Digital Signal Processing," *Journal of Low-Power Electronics*, American Scientific Publishers, Volume 3, Number 3, December 2007, pp. 254-270(17).
148. S. Mukhopadhyay, H. Mahoodi-Meimand, and K. Roy, "Reduction of Parametric Failures in sub-100nm SRAM using Body Biasing," *IEEE Transactions on Computer-Aided Design of ICs*, January 2008, pp. 174-183.

149. K. Kim, H. Mahmoodi-Meimand, and K. Roy, "A Low-Power SRAM Using Bit-Line Charge-Recycling," *IEEE Journal of Solid-State Circuits*, February 2008, pp. 446-459.
150. B. Paul and K. Roy, "Oxide Thickness Optimization for Digital Subthreshold Operations," *IEEE Transactions on Electron Devices*, February, 2008, pp. 685-689.
151. A. Coker, V. Taylor, D. Bhaduri, S. Shukla, A. Raychowdhury, and K. Roy, "Multijunction Fault-Tolerance Architecture for nanoscale Crossbar Memories," *IEEE Transactions on Nanotechnology*, March 2008, pp. 202-208.
152. Q. Chen, N. Mojumder, and K. Roy, "Modeling and Analysis of Asymmetric Source/Drain Extension CMOS Transistors for Nano-Scale Technologies," *IEEE Transactions on Electron Devices*, April 2008, pp. 1005-1012.
153. A. Bansal, J. Kim, K. Kim, S. Mukhopadhyay, C. Chuang, and K. Roy, "Optimal Dual-VT Design in Sub-100nm PD/SOI and Double-Gate Technologies," *IEEE Transactions on Electron Devices*, May 2008, pp. 1161-1169.
154. S. Bhunia, H. Mahmoodi, A. Raychowdhury, and K. Roy, "Arbitrary Two-Pattern Delay Testing Technique Using a Low-Overhead Supply Gating Technique," *Journal of Electronic Testing*, Springer-Verlag, June 25, 2008.
155. P. Ndai, S. Bhunia, a. Agarwal, and K. Roy, "Within-Die Variation-Aware Scheduling in Superscalar Processors for Improved Throughput," *IEEE Transactions on Computers*, July 2008, pp. 940-951.
156. A. Datta, S. Bhunia, H. Choi, S. Mukhopadhyay, and K. Roy, "Profit Aware Circuit Design Under Process Variation Considering Speed Binning," *IEEE Transactions on VLSI Systems*, July 2008, pp. 806-815.
157. Q. Cao, H. Kim, N. Pimparkar, J. Kulkarni, C. Wang, M. Shim, K. Roy, M. Alam, and J. Rogers, "Medium-scale Carbon Nanotube Thin-Film Circuits on Flexible Plastic Substrates," *Nature*, July 2008, vol 454, pp. 495-499.
158. J. Li, S. Ghosh, A. Bansal, and K. Roy, "An Alternate Paradigm for Low-Power, Low-Cost, Testable Hybrid Systems using Scaled LTPS TFTs," *ACM Journal on Emerging Technologies in Computing*, Vol. 4, No. 3, August 2008.
159. S. Mukhopadhyay, K. Kim, K. Jenkins, C.-T. Chuang, and K. Roy, "An On-chip Test Structure and Digital Measurement method for Statistical Characterization of Local Random Variability in Process," *IEEE Journal of Solid-State Circuits*, September 2008, pp. 1951-1963.
160. J. Kulkarni, J. Kim, and K. Roy, "Technology Circuit Co-Design for Ultra Fast InSb Quantum Well Transistors," *IEEE Transactions on Electron Devices*, October 2008, pp. 2537-2545.
161. J. Li, K. Kang, and K. Roy, "Variation Estimation and Compensation Technique in Scaled LTPS TFT Circuits for Low-Power Low-Cost Applications," *IEEE Transactions on Computer-Aided Design of ICs*, Vol. 28, No. 1, January 2009.
162. J. Choi, N. Banerjee, and K. Roy, "Variation-Aware Low-Power Synthesis Methodology for Fixed-Point FIR Filters," *IEEE Transactions on Computer-Aided Design of IC's*, January 2009, pp. 87-97.
163. H. Mahmoodi, V. Tirumalashetty, M. Cooke, and K. Roy, "Ultra Low-Power Clocking Scheme Using Energy recovery and Clock Gating," *IEEE Transactions on VLSI Systems*, January 2009, pp. 33-44.
164. I. Chang, J. Kim, S. Park, and K. Roy, "A 32kb 10T Sub-Threshold SRAM Array with Bit-Interleaving and Differential Read Scheme in 90nm CMOS," *IEEE Journal of Solid-State Circuits*, February 2009, pp. 650-658.

165. A. Raychowdhury, V. De, J. Kurtin, S. Borkar, K. Roy, and A. Keshavarzi, "Variation Tolerance in a Multichannel Carbon-Nanotube Transistor for High-Speed Digital Circuits," *IEEE Transactions on Electron Devices*, March 2009, pp. 383-392.
166. S. Gupta, A. Raychowdhury, and K. Roy, "Compact Models Considering Incomplete Voltage Swing in Complementary Metal Oxide Semiconductor Circuits at Ultralow Voltages: A Circuit Perspective on Limits of Switching Energy," *Journal of Applied Physics (JAP)*, 105, 094901, 2009.
167. N. Banerjee, G. Karakonstantis, J.H. Choi, C Chakrabarti and K. Roy, Design Methodology for Low Power Dissipation and Parametric Robustness through Output Quality Modulation: Application to Color Interpolation Filtering, *IEEE Transactions on Computer-Aided Design of IC's*, August 2009, pp. 1127-1137.
168. N. Mojumder and K. Roy, "Band-to-Band Tunneling Ballistic Nanowire FET: Circuit-Compatible Device Modeling and Design of Ultra-Low Power Digital Circuits and Memories," *IEEE Transactions on Electron Devices*, October 2009, pp. 2193-2201.
169. S. Raghunathan, S. Gupta, M. Ward, R. Worth, K. Roy and P. Irazoqui, The Design and Hardware Implementation of a Low-power Real-time Seizure Detection Algorithm, *Journal of Neural Engineering*, 6 (2009) 056005.
170. S. Park, K. Kang, and K. Roy, "Reliability Implications of Bias-temperature Instability in Digital Circuits," *IEEE Design and Test of Computers*, pp. 8-17, November-December 2009.
171. Y. Chen, H. Li, K. Roy, and C. Koh, "Gated Decap: Gate Leakage Control of On-Chip Decoupling Capacitors in Scaled Technologies," *IEEE Transactions on VLSI Systems*, pp. 1749-1752, December 2009.
172. J. Li, P. Ndai, A. Goel, S. Salahuddin, and K. Roy, "Design Paradigm for Robust Spin-Torque Transfer Magnetic RAM (STT MRAM) from Circuit /Architecture Perspective," *IEEE Transactions on VLSI Systems*, 2009, Digital Object Identifier: 10.1109/TVLSI.2009.2027907.
173. N. Banerjee, G. Karakonstantis, and K. Roy, "Process-Variation Resilient Voltage-Scalable Discrete Cosine Transform Architecture for Robust Low-Power Computing," *IEEE Transactions on VLSI Systems*, 2009, Digital Object Identifier: 10.1109/TVLSI.2009.2025279.
174. S. Ghosh, D. Mohapatra, G. Karakonstantis, and K. Roy, "Voltage Scalable High-Speed Robust Hybrid Arithmetic Units Using Adaptive Clocking," *IEEE Transactions on VLSI Systems*, 2009, Digital Object Identifier: 10.1109/TVLSI.2009.2022531.
175. M. Hwang, S. Jung, and K. Roy, "Slope Interconnect Effort: Gate-Interconnect Interdependent Delay," *IEEE Transactions on Circuits and Systems – I*, 2009, Digital Object Identifier: 10.1109/TCSI.2008.2006217.
176. N. Mojumder, S. Mukhopadhyay, J. Kim, C. Chuang, and K. Roy, "Self-Repairing SRAM using On-Chip Detection and Compensation," *IEEE Transactions on VLSI Systems*, January 2010, pp. 75-84 .
177. P. Ndai, N. Rafique, M. Thottethodi, S. Bhunia, S. Ghosh, and K. Roy, "Trifecta: A Nonspeculative Scheme to Exploit Common Data-Dependent Subcritical Paths," *IEEE Transactions on VLSI Systems*, January 2010, pp.53-67.
178. M. Meterelliyoz, J. Kulkarni, and K. Roy, "Analysis of SRAM and eDRAM Cache Memories Under Spatial Temperature Variations," *IEEE Transactions on Computer-Aided Design of IC's*, January 2010, pp. 2-13.
179. K. Kang, S. Park, K. Kim, and K. Roy, "On-Chip Variability Sensor Using Phase-Locked Loop for Detecting and Correcting Parametric Timing Failures," *IEEE Transactions on VLSI Systems*, February 2010, pp.270-280.

180. M. Hwang and K. Roy, "ABRM: Adaptive β -Ratio Modulation for process-Tolerant Ultradynamic Voltage Scaling," *IEEE Transactions on VLSI Systems*, February 2010, pp. 281-290.
181. I. Chang, J. Kim, S. Park, and K. Roy, "Exploring Asynchronous Design Techniques for Process-Tolerant and Energy-Efficient Subthreshold Operation," *IEEE Journal of Solid State Circuits*, February 2010, pp. 401-410.
182. S. Gupta, A. Raychowdhury, and K. Roy, "Digital Computation in Subthreshold Region for Ultralow-Power Operation: A device-Circuit-Architecture Codesign Perspective," *Proceedings of IEEE*, February 2010, pp. 160-190. **Invited Paper.**
183. S. Choi, K. Kang, F. Dartu, and K. Roy, "Timed Input Pattern Generation for Accurate Delay Calculation under Multiple Input Switching," *IEEE Transactions on Computer-Aided Design of IC's*, March 2010, pp. 497-501.
184. P. Ndai, A. Goel, and K. Roy, "A Scalable Circuit-Architecture Co-design to Improve Memory Yield for High-Performance Processors," *IEEE Transactions on VLSI Systems*, Digital Object Identifier: 10.1109/TVLSI.2009.2022628, pp. 109-1218, August 2010.
185. S. Ghosh, D. Mohapatra, G. Karakonstantis, and K. Roy, "Voltage Scalable High-Speed Robust Hybrid Arithmetic Units Using Adaptive Clocking," *IEEE Transactions on VLSI*, pp. 1301-1309, September 2010.
186. G. Karakonstantis, N. Banerjee, and K. Roy, "Process-Variation Resilient & Voltage-Scalable DCT Architecture for Robust Low-Power Computing," *IEEE Transactions on VLSI Systems*, pp. 1461-1470, October 2010.
187. S. Ghosh and K. Roy, "Parameter Variation Tolerance and Error Resiliency: New Design Paradigm for the Nano-Scale Era," *Proceedings of IEEE*, pp. 1716-1751, October 2010.
188. I. Chang, J. Park, K. kang, and K. Roy, "Fast and Accurate Estimation of SRAM Read and Hold Failure Probability using Critical Point Sampling," *IET Circuits, devices & Systems*, 2010, Volume 4, Issue 6, pp. 469-478.
189. S. Raghunathan, S. Gupta, H. Markendeya, K. Roy, and P. Irazoqui, "A Hardware-Algorithm co-design Approach to Optimize Seizure Detection Algorithms for Implantable Applications," *Journal of Neuroscience Methods*, Vol. 193, Issue 1 Oct 2010, pp. 106-117.
190. Y. Chen, H. Li, C. Koh, G. Sun, J. Li, and K. Roy, "Variable-Latency Adder (VL-Adder) Designs for Low Power and NBTI Tolerance," *IEEE Transactions on VLSI Systems*, pp. 1621-1624, November 2010.
191. N. Mojumder, C. Augustine, D. Nikonov, and K. Roy, "Electronic Transport and Effect of Quantum Confinement in Dual Barrier Resonant Tunneling Spin-Torque-Transfer Magnetic Tunnel Junctions," *Journal of Applied Physics (JAP)*, November 2010.
192. I. Chang, D. Mohapatra, and K. Roy, "Priority-Based 6T/8T Hybrid SRAM Architecture for Aggressive Voltage Scaling in Video Application," *IEEE Transactions on Circuits and Systems for Video Technology*, pp. 101-112, February 2011.
193. G. Panagopolous and K. Roy, "A Physics-Based Three-Dimensional Analytical Model for RDF Induced Threshold Voltage Variations," *IEEE Transactions on Electron Devices*, February 2011, pp. 392-403 .
194. A. Goel, S. Gupta, and K. Roy, "Asymmetric Drain Spacer Extension (ADSE) FinFETs for Low-Power and Robust SRAMs," *IEEE Transactions on Electron Devices*, February 2011, pp. 296-309.
195. G. Karakonstantis, A. Chatterjee, and K. Roy, "Containing the nanometer Pandora-Box: Design Techniques for Variation Aware Low Power Systems," *IEEE Journal on Emerging and Selected Topics in Circuits and Systems*, **Invited paper**, pp. 19-29, March 2011.

196. S. Raghunathan, S. Gupta, H. Markandeya, P. Iraozui, and K. Roy, "Ultra Low-Power Algorithm Design for Implantable Devices: Application to Epilepsy Prostheses," *Journal of Low Power Electronics and Applications*, ISSN 2079-9268, April 2011.
197. N. Mojumder, S. Gupta, H. Choday, D. Nikonov, and K. Roy, "A Three Terminal Dual Pillar Spin-Transfer Torque (STT) MRAM for High Performance, Robust Memory Applications," *IEEE Transactions on Electron Devices*, pp. 1508-1516, May 2011.
198. S. Kim, S. Baytok, and K. Roy, "Thin Box Poly-Si Thin-Film Transistors for CMOS-compatible Analog Operations," *IEEE Transactions on Electron Devices*, pp. 1687-1698, June 2011.
199. C. Augustine, X. Fong, B. Behin-Aein, K. Roy, Ultra-low Power Nano-magnet Based Computing: A System-Level Perspective, *IEEE Transactions on Nanotechnology*, July 2011, pp. 778-788.
200. I. Chang, J. Kim, K. Kim, and K. Roy, "Robust Level Converter for Sub-Threshold/Super-Threshold Operation:100 mV to 2.5 V," *IEEE Transactions on VLSI Systems*, August 2011, pp. 1429-1437.
201. S. Raghunathan, S. Gupta, H. Markandeya, P. Irazoqui and K. Roy, "Ultra Low-Power Algorithm Design for Implantable Devices: Application to Epilepsy Prostheses," *Journal of Low Power Electronics and Applications*, 2011, 1(1), MDPI Publishing, Basel, Switzerland, pp. 175-203.
202. S. Ghosh and K. Roy, "Novel Low Overhead Post-Silicon Self-Correction Technique for Parallel Prefix Adders Using Selective Redundancy and Adaptive Clocking," *IEEE Transactions on VLSI Systems*, August 2011, pp. 1504-1507.
203. G. Panagopolous and K. Roy, "A Three-Dimensional Physical Model for V_{th} Variations Considering the Combined Effect of NBTI and RDF," *IEEE Transactions on Electron Devices*, August 2011, pp. 2337-2346.
204. J. Kulkarni, A. Goel, P. Ndai, and K. Roy, "A Read-Disturb-Free, Differential Sensing, 1R/1W Port 8T SRAM Array," *IEEE Transactions on VLSI Systems*, September 2011, pp. 17-27-17-30.
205. C. Lu, V. Raghunathan, and K. Roy, "Efficient Design of Micro-scale Energy Harvesting Systems," *IEEE Journal on Emerging and Selected Topics in Circuits and Systems*, September 2011, pp. 254-266. (**Invited Paper**).
206. S. Gupta, S. Park, and K. Roy, "Tri-Mode Independent Gate (TMIG) FinFETs for Dynamic Voltage/Frequency Scalable 6T SRAMs," *IEEE Transactions on Electron Devices*, November 2011, pp. 3837 - 3846.
207. C. Augustine, A. Raychowdhury, D. Somsekhar, J. Tschanz, V. De and K. Roy, Design Space Exploration of Typical STT MTJ Stacks in Memory Arrays in the Presence of Variability and Disturbances, *IEEE Transactions on Electron Devices (TED)*, December, 2011.
208. C. Augustine, N. N. Mojumder, X. Fong, H. Choday, S. P. Park and K. Roy, Spin-Transfer Torque MRAMs for Low Power Memories: Prospects and Perspective, *IEEE Sensors Journal*, April 2012, pp. 756-766.
209. S.P. Park, D. Lee, and K. Roy, "Soft Error Resilient FPGAs using Built-in 2D Hamming Product Code," *IEEE Transactions on Very Large Scale Integration Systems*, Issue 2, 2012, pp. 248 - 256.
210. J. Kulkarni and K. Roy, "Ultralow-Voltage Process-Variation-Tolerant Schmitt-Trigger-Based SRAM Design," *IEEE Transactions on VLSI Systems*, Issue 2, 2012, pp. 319 - 332.
211. D. Lee and K. Roy, "Viterbi-Based Efficient Test Data Compression," *IEEE Transactions on Computer-Aided Design of IC's*, April 2012, pp. 610-619.
212. W. Griffin, A. Raghunathan, and K. Roy, "CLIP: Circuit Level IC Protection through Direct Injection of Process Variations," *IEEE Transactions on VLSI Systems*, May 2012, pp. 791-804.

213. N. Mojumder, D. Abraham, K. Roy, and D. Worledge, "Magnonic spin-transfer Torque MRAM with Low Power, High Speed, and Error-free switching," *IEEE Transactions on Magnetics*, June 2012, pp. 2016-2025.
214. M. Sharad, C. Augustine, G. Panagopoulos, and K. Roy, "Spin-Based Neuron Model with Domain Wall Magnets as Synapse," *IEEE Transactions on Nanotechnology*, July 2012, pp. 843-853.
215. N. Mojumder, K. Roy, and D. Abraham, "Thermoelectric Generation of Magnonic Spin-Transfer Torque in Dual Pillar MTJ for Sub-nanosecond Error-free Switching," *IEEE Transactions on Magnetics*, to appear.
216. X. Fong, H. Choday, and K. Roy, "Bit-Cell Level Optimization for Non-volatile Memories Using Magnetic Tunnel Junctions and Spin-Transfer Torque Switching," *IEEE Transactions on Nanotechnology*, to appear.
217. M. Sharad, S. K. Gupta, S. Raghunathan, P. Irazoqui, K. Roy, "Low-Power Architecture for Epileptic Seizure Detection Based on Reduced Complexity DWT", *ACM Journal on Emerging Technologies in Computing Systems*, accepted for publication.
218. C.-H. Ho, G. Panagopoulos, and K. Roy, "A Physical Model for Grain Boundary Induced Threshold Voltage Variation in Poly-silicon Thin-Film Transistors," *IEEE Transactions on Electron Devices*, accepted for publication.
219. S. Kim, W. Lok, B. Jung, and K. Roy, "High-Frequency Modeling of Poly-Si Thin Film Transistors for Low-Cost RF Applications," *IEEE Transactions on Electron Devices*, accepted for publication.
220. S. Gupta, G. Panagopoulos, and K. Roy, "NBTI in n-type SOI Access FinFETs in SRAMs and its Impact on Cell Stability and Performance," *IEEE Transactions on Electron Devices*, accepted for publication.

GUEST EDITOR'S INTRODUCTION

221. K. Roy and A. Chatterjee, "Guest editors introduction: Low-Power VLSI Design," *IEEE Design and Test of Computers*, December 1994, pp. 6-7.
222. K. Roy and D. T. Lee, "Guest editors introduction: Low-Power Electronics and Design," *IEEE Transactions on VLSI Systems*, June 2000, pp. 233-234.
223. B. Al-Hashimi, E. Macii, and K. Roy, "Low-Power Systems-on-Chip," *IEE Proceedings: Computers and Digital Techniques*, July 2002, pp. 135-136.
224. K. Roy, "Guest Editorial: Low-Power Design," *Integration, the VLSI Journal*, 39, 2006, pp. 63.
225. C. Lau, A. Orailoglu, and K. Roy, "Guest Editorial: Special Issue on Nano-electronic Circuits and Nano-architectures," *IEEE Transactions on Circuits and Systems I*, November 2007, pp. 2342-2344.
226. E. Macii, V. Narayanan, and K. Roy, "Advances in Design of Energy-Efficient Circuits and Systems (First Issue)," *IEEE Journal of Emerging and Selected Topics in Circuits and Systems*, June 2011, pp. 73-75.
227. E. Macii, V. Narayanan, and K. Roy, "Advances in Design of Energy-Efficient Circuits and Systems (Second Issue Issue)," *IEEE Journal of Emerging and Selected Topics in Circuits and Systems*, September 2011, pp. 205-207.

CONFERENCE PROCEEDINGS

228. M. Ilyas and K. Roy, "Multi-Level Flow Control in Computer Networks," *Eastern Simulation Conference*, 1986, pp. 127-132.

229. P. Banerjee, J. Rahmeh, C. Stunkel, S. Nair, K. Roy, J. Abraham, "An Evaluation of System-Level Fault Tolerance on the Intel Hypercube Multiprocessor," *IEEE International Symposium on Fault-Tolerant Computing*, 1988, pp. 362-367.
230. K. Roy and J.A. Abraham, "A Novel Approach to Accurate Timing Verification Using RTL Descriptions," *IEEE/ACM Design Automation Conference*, 1989, 638-641.
231. K. Roy, J.A. Abraham, K. De, and S. Lusky, "Synthesis of Delay Fault Testable Combinational Logic," *IEEE International Conference on Computer Aided Design*, 1989, pp. 418-421.
232. K. Roy and J.A. Abraham, "High Level Test Generation Using Data Flow Descriptions," *European Design Automation Conference*, 1990, pp. 480-484.
233. K. Roy, A. Chatterjee and J. Abraham, "Issues in Logic Synthesis for Delay and Bridging Faults," *IEEE International Symposium on Circuits and Systems*, May 1990, pp. 3101-3104.
234. M. Levitt, K. Roy and J. Abraham, "BiCMOS Fault Models: Is Stuck-At Adequate?" *IEEE International Conference on Computer Design*, 1990, pp. 294-297.
235. K. Roy, M. Levitt and J. Abraham, "Test Considerations for BiCMOS Logic Families," *IEEE Custom Integrated Circuits Conference*, 1991, pp. 17.2.1-17.2.4.
236. K. Roy, M. Levitt and J. Abraham, "The Effect of Multiple Charge-Discharge Paths on Testing of BiCMOS Logic Circuits," *European Conference on Design Automation*, 1992, pp. 549-553.
237. K. Roy and S. Prasad, "SYCLOP: Synthesis of CMOS Logic for Low Power Applications," *IEEE International Conference on Computer Design*, 1992, pp. 464-467.
238. K. Roy and M. Mehendale, "Optimization of Channel Segmentation for Channeled Architecture FPGAs," *IEEE Custom Integrated Circuits Conference*, 1992, pp. 4.4.1-4.4.4.
239. C. Shaw, M. Mehendale, K. Roy et. al., "An FPGA Architecture Evaluation Framework," *FPGA-92 Workshop*, Berkeley, California, February 1992, pp. 15-20.
240. S. Prasad and K. Roy, "Circuit Activity Driven Multilevel Logic Optimization for Low Power Reliable Operation," *European Conference on Design Automation*, 1993, 368-372.
241. M. Mehendale and K. Roy, "Estimating Area Efficiency of Antifuse based Channeled FPGA Architectures," *IEEE International Conference on VLSI Design*, January 1993, pp. 100-103.
242. K. Roy, "On Fault Modeling and Fault Tolerance of Antifuse Based FPGAs," *IEEE International Symposium on Circuits and Systems*, May 1993, pp. 1623-1626.
243. S. Nag and K. Roy, "Iterative Wireability and Performance Improvement for FPGAs," *ACM/IEEE Design Automation Conference*, 1993, pp. 321-325.
244. K. Roy, S. Nag, and S. Dutta, "Channel Architecture Optimization for Performance and Routability of Row-Based FPGAs," *IEEE International Conference on Computer Design*, 1993, pp. 220-223.
245. S. Datta, S. Nag, and K. Roy, "ASAP: A Transistor Sizing Tool for Speed, Area, and Power Optimization of Static CMOS Circuits," *International Symposium on Circuits and Systems*, 1994, pp. 61-64.
246. S. Prasad and K. Roy, "Circuit Optimization for Minimization of Power Consumption Under Delay Constraints," *International Workshop on Low Power Design*, April 1994, pp. 15-20.
247. K. Roy and S. Prasad, "Power Dissipation Driven FPGA Place and Route under Delay Constraints," *FPL-94* and in *Lecture Notes in Computer Science*, Springer-Verlag, 1994, pp. 57-65.
248. K. Roy and S. Nag, "On Channel Architecture and Routability for FPGA's under Faulty Conditions," *FPL-94* and in *Lecture Notes in Computer Science*, Springer-Verlag, 1994, pp. 361-372.

249. K. Roy and S. Prasad, "Logic Synthesis for Reliability – An Early Start to Controlling Electromigration and Hot Carrier Effects," *IEEE/ACM European Design Automation Conference*, September 1994, pp. 136-141.
250. T.-L. Chou, K. Roy, and S. Prasad, "Estimation of Circuit Activity Considering Signal Correlations and Simultaneous Switching," *IEEE International Conference on Computer-Aided Design*, November 1994, pp. 300-303.
251. S. Prasad and K. Roy, "Circuit Optimization for Minimization of Power Consumption under Delay Constraints," *IEEE International Conference on VLSI Design*, January 1995, pp. 305-309.
252. K. Roy, R. Roy, and A. Chatterjee, "Stress Testing of Combinational VLSI Circuits using Existing Test Sets," *IEEE International Symposium on VLSI Technology, Systems, and Applications*, May 1995, pp. 93-98.
253. T.-L. Chou and K. Roy, "Accurate Estimation of Power Dissipation in CMOS Sequential Circuits," *IEEE International ASIC Conference*, Austin, Texas, September 1995, pp. 285-288.
254. C.-Y. Wang and K. Roy, "Control Unit Synthesis Targeting Low-Power Processors," *IEEE International Conference on Computer Design*, Austin, Texas, October 1995, pp. 454-459.
255. T.-L. Chou and K. Roy, "Estimation of Sequential Circuit Activity Considering Spatial and Temporal Correlations," *IEEE International Conference on Computer Design*, Austin, Texas, October 1995, pp. 577-582.
256. K. Kornegay and K. Roy, "Integrated Test Solutions and Test Economics for MCMs," *IEEE International Test Conference*, 1995, pp. 193-201.
257. Y. Ye and K. Roy, "Low Power Circuit Design using Adiabatic Switching Principle," *IEEE Midwest Symposium on Circuits and Systems*, 1995, pp. 1189-1193.
258. D. Somasekhar and K. Roy, "Differential Current Switch Logic: A Low Power DCVS Logic Family," *21st European Solid-State Circuits Conference*, September 1995, pp. 182-185.
259. K. Kornegay and K. Roy, "A Programmable 1149.N Test Interface for MCM Testing," *IEEE/ISHM MCM Test Workshop*, 1995.
260. D. Somasekhar, Y. Ye, and K. Roy, "An Energy Recovery Static RAM Memory Core," *IEEE Symposium on Low Power Electronics*, October 1995, pp. 62-63.
261. T.-L. Chou and K. Roy, "Statistical Estimation of Sequential Circuit Activity," *IEEE/ACM International Conference on Computer-Aided Design*, November 1995, pp. 34-37.
262. C.-Y. Wang and K. Roy, "Maximum Power Estimation for CMOS Circuits Using Deterministic and Statistical Approaches," *IEEE VLSI Design Conference*, January 1996, pp. 364-369.
263. C.-Y. Wang, T.-L. Chou, and K. Roy, "Maximum Power Estimation for CMOS Circuits Under Arbitrary Delay Model," *IEEE International Symposium on Circuits and Systems*, May 1996.
264. C.-Y. Wang, K. Roy, and T.-L. Chou, "Maximum Power Estimation for Sequential Circuits Using a Test Generation Based Technique," *IEEE Custom Integrated Circuits Conference*, May 1996, pp. 229-232.
265. K. Muhammad, K. Letaief, and K. Roy, "Efficient Simulation of Coded DS/CDMA Over Wireless Personal Communication Channels," *1996 IEEE International Conference on Universal Personal Communications*, October 1996, pp. 240-244.
266. M. Johnson and K. Roy, "Optimal Selection of Supply Voltages and Level Conversions During Datapath Scheduling Under Resource Constraints," *IEEE Intl. Conf. on Computer Design*, October 1996, pp. 72-77.

267. N. Sankarayya, K. Roy, and D. Bhattacharya, "Algorithms for Low Power FIR Filter Realization using Differential Coefficients," *IEEE VLSI Design Conference*, January 1997, pp. 174-178.
268. P. Patil, T.-L. Chou, K. Roy, and R. Roy, "Low-Power Driven Logic Synthesis Using Accurate Power Estimation Technique," *IEEE VLSI Design Conference*, January 1997, pp. 179-183.
269. T.-L. Chou and K. Roy, "Statistical Estimation of Combinational and Sequential CMOS Digital Circuit Activity Considering Uncertainty of Gate Delays," *1997 Asia & South Pacific Design Automation Conference - ASP-DAC*, January 1997, pp. 95-100.
270. Y. Ye and K. Roy, "Efficient Synthesis of AND/XOR Networks," *1997 Asia & South Pacific Design Automation Conference - ASP-DAC*, January 1997, pp. 539-544.
271. K. Roy and R. Roy, "Low-Power Design: Estimation and Synthesis Techniques," tutorial presentation at the *1997 Asia & South Pacific Design Automation Conference - ASP-DAC*, January 1997.
272. Z. Chen, K. Roy, and T.-L. Chou, "Sensitivity of Power Dissipation to Uncertainties in Primary Input Specification," *IEEE Custom Integrated Circuits Conference*, 1997, pp. 487-490.
273. Y. Ye and K. Roy, "A Graph-based Synthesis Algorithm for Multi-Level AND/XOR Networks," *ACM/IEEE Design Automation Conference*, 1997, pp. 107-112.
274. M. Johnson and K. Roy, "Scheduling and Optimal Voltage Selection for Low Power Multi-Voltage DSP Datapaths," *IEEE International Symposium on Circuits and Systems*, Hongkong, May 1997, invited paper.
275. K. Muhammad and K. Roy, "Low Power Digital Filters Based on Constrained Least Squares Solution," *31st Asilomar Conference on Signals, Systems, and Computers*, 1997, invited paper.
276. Y. Ye and K. Roy, "Reversible and Quasi Static Adiabatic Design," *European Conference on Circuit Theory and Design*, 1997, invited paper, pp. 912-917.
277. K. Muhammed and K. Roy, "On Power Reduction of FIR Digital Filters Using Constrained Least Square Solutions," *IEEE International Conference on Computer Design*, 1997, pp. 196-201.
278. C.-Y. Wang and K. Roy, "An ATG-Based Maximum Power Estimation Technique Considering Spurious Transitions," *IEEE International Conference on Computer Design*, 1997, pp. 746-751.
279. D. Somasekhar and K. Roy, "LVDCSL: Low Voltage Differential Current Switch Logic, A Robust Low Power DCSL Family," *1997 International Symposium on Low Power Electronics and Design*, pp. 18-23.
280. Y. Ye, K. Roy, and G. Stamoulis, "Quasi-Static Energy Recovery Logic and Supply Clock Generation Circuits," *1997 International Symposium on Low Power Electronics and Design*, pp. 96-99.
281. N. Kapadia, M. Lundstrom, J. Fortes, and K. Roy, "Network-Based Simulation Laboratories for Microelectronics Systems Design and Education," *International Conference on Microelectronic Systems Education*, Arlington, Virginia, July 21-23, 1997.
282. Z. Chen and K. Roy, "An Efficient Statistical Method to Estimate Average Power in Sequential Circuits Considering Input Uncertainties," *IEEE International ASIC Conference*, Portland, 1997, pp. 189-193.
283. A. Keshavarzi, K. Roy, and C. Hawkins, "Intrinsic Leakage in Low Power Deep Submicron CMOS IC's," *IEEE International Test Conference*, 1997, pp. 146-155. **Best Paper Award.**
284. C.-Y. Wang and K. Roy, "COSMOS: A Continuous Optimization Approach for Maximum Power Estimation of CMOS Circuits," *ACM/IEEE International Conference on Computer-Aided Design*, Santa Clara, 1997, pp. 52-55.

285. Z. Chen, K. Roy, and T.-L. Chou, "Power Sensitivity – A New Method to Estimate Power Considering Uncertain Specifications of Primary Inputs," *ACM/IEEE International Conference on Computer-Aided Design*, Santa Clara, 1997, pp. 40-44.
286. N. Sankarayya, K. Roy, and D. Bhattacharya, "Optimizing Computations for Reducing Energy Dissipation in Realization of High Speed LTI-FIR Systems," *ACM/IEEE International Conference on Computer-Aided Design*, Santa Clara, 1997, pp. 120-125.
287. Y. Ye, K. Roy, and R. Drechsler, "On Power Dissipation in AND-XOR Circuits," *Workshop on Reed-Muller Circuits*, Oxford, England, 1997, pp. 75-84.
288. L. Wei, Z. Chen, and K. Roy, "Double Gate Dynamic Threshold Voltage (DGDV) SOI MOSFETs for Low Power High Performance Designs," *IEEE SOI Conference*, 1997, pp. 82-83.
289. J. Anderson, S. Seth, and K. Roy, "A Coarse-Grained FPGA Architecture for High-Performance FIR Filtering," *Sixth ACM International Symposium on Field Programmable Gate Arrays*, Feb. 1998, Monterey, CA, pp. 234-243.
290. H. Soeleman, D. Somasekhar, and K. Roy, "IDD Waveform Analysis for Testing of Domino and Low Voltage Static CMOS Circuits," *IEEE Great Lakes Symp. on VLSI*, Feb. 1998.
291. Z. Chen, K. Roy, and Y. Ye, "Estimation of Average Switching Power Under Accurate Modeling of Signal Correlations," *IEEE Custom Integrated Circuits Conference*, May 1998, pp. 507-510.
292. C. Hawkins, A. Keshavarzi, and K. Roy, "High Performance CMOS IC Challenges in IDDQ Testing," *IEEE European Test Workshop*, May 27-29, Barcelona, 1998.
293. L. Wei, Z. Chen, and K. Roy, "Design and Optimization of Low Voltage High Performance Dual Threshold CMOS Circuits," *IEEE/ACM Design Automation Conference*, San Francisco, 1998, pp. 489-494.
294. Z. Chen and K. Roy, "A Novel Power Macromodeling Technique Based on Power Sensitivity," *IEEE/ACM Design Automation Conference*, San Francisco, June 1998, pp. 678-683.
295. Z. Chen, L. Wei, M. Johnson, and K. Roy, "Estimation of Standby Leakage Power in CMOS Circuits Considering Accurate Modeling of Transistor Stacks," *Intl. Symp. on Low Power Electronics and Design*, Monterey, CA, August 1998, pp. 239-244.
296. K. Roy, "Leakage Power Reduction in Low-Voltage CMOS Designs," Invited paper, *5th IEEE International Conference on Electronics, Circuits and Systems*, September 7-10, 1998, pp. 2.167-2.173.
297. L. Wei and K. Roy, "Multiple V_{th} CMOS for Leakage Control in Deep Submicron IC's," Invited paper, *International Workshop on Power and Timing Modeling, Optimization and Simulation*, Lyngby, Denmark, October 7, 1998, pp. 3-7. *Keynote Talk*.
298. K. Muhammad, E. Amyeen, K. Roy, and W. Fuchs, "IDD Waveform Analysis for Testing of Digital CMOS Circuits," *4th IEEE International On-Line Testing Workshop*, July 6-8, Capri, Italy, 1998, pp. 66-70.
299. Z. Chen, K. Roy, and E. Chong, "Estimation of Power Sensitivity for Sequential Circuits With Application to Power Macromodeling," *IEEE/ACM International Conference on Computer-Aided Design*, Nov. 1998, pp. 468-472.
300. L. Wei, Z. Chen, and K. Roy, "Design and Optimization of Double-Gate Fully-Depleted SOI MOSFETs for Low Voltage Low Power CMOS Circuits," *IEEE International SOI Conference*, 1998, pp. 69-70.

301. K. Muhammad, D. Somasekhar, and K. Roy, "Low Energy Computing for Portable and Wireless Applications," Invited paper, *1998 Norchip Conference*, Lund, Sweden, Nov. 9-10, 1998, pp. 183-190.
302. X. Zhang, K. Roy, and S. Bhawmik, "Low-Power BIST," *IEEE VLSI Conference*, Jan. 1999, pp. 416-422.
303. K. Roy, L. Wei, and Z. Chen, "Multiple Vdd Multiple Vth CMOS (MVC MOS) for Low Power Applications," *1998 IEEE International Symposium on Circuits and Systems*, May 1999, pp. 366-370. *Invited Paper*
304. Y. Ye, K. Roy, and R. Drechsler, "Power Consumption in AND-XOR Based Circuits," *Asia & South Pacific - Design Automation Conference*, Jan. 1999, pp. 299-302.
305. M. Lundberg, K. Muhammad, K. Roy, and S. Wilson, "High Level Modeling of Switching Activity With Application to Low-Power DSP System Synthesis," *International Conference on Acoustics, Speech, and Signal Processing (ICASSP-99)*, March 1999.
306. M. Johnson, D. Somasekhar, and K. Roy, "Leakage Control with Efficient Use of Transistor Stacks in Single Threshold CMOS," *1999 Design Automation Conference*, June 1999, pp. 442-445.
307. L. Wei, Z. Chen, K. Roy, Y. Ye, and V. De, "Mixed- V_{th} (MVT) CMOS Circuit Design Methodology for Low Power Applications," *1999 Design Automation Conference*, June 1999, pp. 430-435.
308. X. Zhang and K. Roy, "Design and Synthesis of Programmable Low Power Weighted Random Pattern Generator," *IEEE International On-Line Testing Workshop*, July 1999, pp. 82-85.
309. H. Soeleman and K. Roy, "Ultra Low Power Digital Sub-Threshold Logic," *International Symp. on Low-Power Electronics and Design*, August 1999, pp. 94-96.
310. A. Keshavarzi, S. Narendra, C. Hawkins, K. Roy, S. Borkar, and V. De, "Optimum Reverse Body Bias for Standby Power Reduction in Logic CMOS IC's," *International Symp. on Low-Power Electronics and Design*, August 1999, pp. 252-254.
311. K. Muhammad, D. Somasekhar, and K. Roy, "Switching Characteristics of Generalized Array Multiplier Architectures and their Applications to Low Power Design," *IEEE International Conference on Computer Design*, Austin, TX, September 1999.
312. D. Somasekhar and K. Roy, "Split Gates: A Low Swing Technique for Reducing Power for High Fanout Gates," *25th European Solid State Circuits Conference*, Duisburg, Germany, September 1999.
313. X. Zhang, W. Shan, and K. Roy, "Macromodel Based Maximum Power Estimation in CMOS Digital Circuits," *9th International Workshop on Power and Timing Modeling, Optimization, and Simulation*, Kos Island, Greece, October 6-8, 1999, pp. 283-292.
314. K. Muhammad and K. Roy, "A Novel Design Methodology for High Performance and Low Power Digital Filters," *International Conf. on Computer-Aided Design*, San Jose, California, November 1999, pp. 80-83.
315. K. Muhammad and K. Roy, "A Graph Theoretic Approach for Design and Synthesis of Low-Complexity Digital Filters," *International Symposium on System Level Synthesis*, San Jose, California, November 1999, 94-99.
316. X. Zhang and K. Roy, "Design and Synthesis of Low Power Weighted Random Pattern Generator Considering Peak Power Reduction," *1999 International Symposium on Defect and Fault Tolerance in VLSI Systems*, October 1999, pp. 148-156.
317. A. Keshavarzi, C. Hawkins, K. Roy, and V. De, "Effectiveness of Reverse Body Bias for Low Power CMOS Circuits," *8th NASA Symposium on VLSI Design*, 1999, pp. 2.3.1 - 2.3.9.

318. R. Zhang, K. Roy, and D. Janes, "Architecture and Performance of 3-Dimensional SOI Circuits," *IEEE SOI Conference*, October 1999, pp. 44-45.
319. S. Zhao and K. Roy, "Estimation of Worst Case Switching Noise on Power Supply Lines in Deep-Submicron CMOS Circuits," *International Conference on VLSI Design*, Jan. 2000, pp. 168-173.
320. L. Wei, K. Roy, and V. De, "Low Voltage Low Power CMOS Design Techniques for Deep Submicron IC's," *International VLSI Design*, Jan. 2000, pp. 24-29. *Invited Paper*
321. Z. Chen, L. Wei, and K. Roy, "On Effective IDDQ Testing of Low-Voltage CMOS Circuits Using Leakage Control Techniques," *IEEE International Symposium on Quality of IC Design*, San Jose, 2000 pp. 181-188. **Best Paper Award.**
322. X. Zhang and K. Roy, "Low-Power BIST with Peak Power Vector Elimination," *International Symposium on Quality of IC Design*, 2000, pp. 425-432.
323. H. Soeleman and K. Roy, "Digital CMOS Logic Operation in the Sub-Threshold Region," *IEEE Great Lakes Symposium on VLSI*, March 2000, pp. 107-112.
324. J. Park, H. Chooh, K. Muhammad, Y. Im, S. Choi, and K. Roy, "Non-Adaptive and Adaptive Filter Implementation Based on Sharing Multiplication," *International Conference on Acoustics, Speech, and Signal Processing (ICASSP 2000)*, June 2000.
325. K. Muhammad and K. Roy, "Minimally Redundant Parallel Implementation Of Digital Filters and Vector Scaling," *International Conference on Acoustics, Speech, and Signal Processing (ICASSP 2000)*, June, 2000.
326. L. Wei, K. Roy, and C. Koh, "Power Minimization by Simultaneous Dual V_{th} Assignment and Gate Sizing," *IEEE Custom Integrated Circuits Conference*, May 2000, pp. 413-416.
327. Y. Im and K. Roy, "A Novel High-Performance Predictable Circuit Architecture for the Deep Sub-micron Era," *IEEE Custom Integrated Circuits Conference*, May 2000, pp. 503-506.
328. D. Somasekhar, S. Choi, K. Roy, Y. Ye, and V. De, "Dynamic Noise Immunity in Precharge Evaluate Circuits," *ACM/IEEE Design Automation Conf.*, 2000, pp. 243-246.
329. K.-T. Cheng, S. Dey, M. Rodgers, and K. Roy, "Test Challenges for Deep Submicron Technologies," *ACM/IEEE Design Automation Conf.*, 2000, pp. 142-149. *Invited Embedded Tutorial.*
330. X. Zhang and K. Roy, "Power Reduction in Test-Per-Scan BIST," *IEEE International On-Line Test Workshop*, 2000, pp. 133-138.
331. H. Soeleman, K. Roy, and B. Paul, "Robust Ultra-Low Power Sub-threshold DTMOS Logic," *IEEE International Symposium on Low-Power Electronics and Design*, 2000, pp. 25-30.
332. M. Powell, S.-H. Yang, B. Falsafi, K. Roy, and T. Vijaykumar, "Gated-Vdd: A Circuit Technique to Reduce Leakage in Deep Submicron Cache Memories," *IEEE International Symposium on Low-Power Electronics and Design*, 2000, pp. 90-95.
333. S. Zhao, K. Roy, and C. Koh, "Estimation of Inductive and Resistive Switching Noise on Power Supply Network in Deep Sub-micron CMOS Circuits," *IEEE International Conference on Computer Design*, 2000, pp. 65-72.
334. N. Sirisantana, L. Wei, and K. Roy, "High-Performance Low-Power CMOS Circuits Using Multiple Channel Length and Multiple Oxide Thickness," *IEEE International Conference on Computer Design*, 2000, pp. 227-232.
335. A. Solomatnikov, D. Somasekhar, and K. Roy, "Skewed CMOS: Noise-Immune High-Performance Low-Power Static Circuit Family," *European Solid-State Circuits Conference*, pp 424-427, Sep. 2000.

336. A. Keshavarzi, K. Roy, M. Sachdev, C. Hawkins, K. Soumyanath, and V. De, "Multiple-Parameter CMOS IC Testing with Increased Sensitivity for I_{DDQ} ," *IEEE International Test Conference*, 2000, pp. 1051-1059.
337. R. Zhang, K. Roy, D. Janes, and C.-K. Koh, "Stochastic Interconnection Length and Delay Distribution of 3-Dimensional Circuits," *IEEE International Conference on Computer-Aided Design*, 2000, pp. 208-213.
338. G. Zhong, C.-K. Koh, and K. Roy, "A Twisted-Bundle Layout Structure for Minimizing Inductive Coupling Noise," *IEEE International Conference on Computer-Aided Design*, 2000, 406-411; also appeared in *Signal Integrity Effects in Custom IC and ASIC Design*, edited by R. Singh, IEEE & Wiley Interscience, 2002, ISBN 0-471-15042-8.
339. S. Zhao, K. Roy, and C.-K. Koh, "Frequency Domain Analysis of Switching Noise on Power Supply Network," *IEEE International Conference on Computer-Aided Design*, 2000, pp. 487-492.
340. H. Soeleman and K. Roy, "Sub-Domino Logic: Ultra-Low Power Dynamic Sub-Threshold Logic," *IEEE International Conference on VLSI Design*, 2001, pp. 211-214.
341. S.-H. Yang, M. Powell, B. Falsafi, K. Roy, and T. Vijaykumar, "An Integrated Circuit/Architecture Approach to Reducing Leakage in Deep-Submicron High-Performance I-Caches," *High Performance Computer Architecture Conference*, Feb. 2001.
342. C. Crotty Neau, K. Muhammad, and K. Roy, "Low Complexity Design of FIR Filters Using Factorization of Perturbed Coefficients," *European Design and Test Conference*, March 2001.
343. R. Zhang, K. Roy; C.-K. Koh, D.B, Janes, "Power Trends and Performance Characterization of 3-Dimensional Integration for Future Technology Generations," *International Symposium on Quality of IC Design*, March 2001.
344. H. Choo, K. Muhammad, and K. Roy, "Decision Feedback Equalizer Based on Fast Sharing Multiplication," *IEEE International Conference on Acoustics, Speech, and Signal Processing(ICASSP 2001)*, May, 2001.
345. L-Y. Chiou, K. Muhammad, and K. Roy, "DSP Datapath Synthesis for Low-Power Applications," *IEEE International Conference on Acoustics, Speech, and Signal Processing(ICASSP 2001)*, May, 2001.
346. S. Zhao, K. Roy, and C.-K. Koh, "Decoupling Capacitance Allocation for Power Supply Noise Suppression," *International Symposium on Physical Design*, April 2001.
347. R. Zhang, K. Roy, C.-K. Koh, and D. Janes, "Power Trends and Performance Characterization of 3-Dimensional Integration," *IEEE International Symposium on Circuits and Systems*, May 2001.
348. R. Wang, K. Roy, and C.-K. Koh, "Short Circuit Power Analysis of an Inverter Driving and RLC Load," *IEEE International Symposium on Circuits and Systems*, May 2001.
349. S.-H. Choi, D. Somasekhar, and K. Roy, "Dynamic Noise Model and Its Application to High Speed Circuit Design," *IEEE Mixed-Signal Test Workshop*, Lake Lanier, Georgia, June 2001.
350. R. Zhang, K. Roy, D. Janes, and C. Koh, "Exploring SOI Device Structures and Interconnect Architectures for 3-Dimensional Integration," *ACM/IEEE Design Automation Conf.*, 2001, pp. 846-851.
351. H. Kim and K. Roy, "Ultra Low-Power DLMS Adaptive Filter For Hearing Aid Applications," *ACM/IEEE International Symposium on Low Power Electronics and Design*, August 2001, pp. 352-357.

352. R. Zhang, K. Roy, and D. Janes, "Double-Gate Fully-Depleted SOI Transistors for Nano-Technology Regime," *ACM/IEEE International Symposium on Low Power Electronics and Design*, August 2001, pp. 213-218.
353. N. Sirisantana, A. Cacao, S. Davidson, C. Koh, and K. Roy, "Selectively Clocked Skewed Logic (SCSL): A Robust Low-Power Logic Style for High-Performance Applications," *ACM/IEEE International Symposium on Low Power Electronics and Design*, August 2001, pp. 267-270.
354. W. Jeong, K. Roy, and C. Koh, "High-Performance Low-Power Carry Select Adder Using Dual Transition Logic," *European Solid State Circuits Conference*, September 2001.
355. J. Kim and K. Roy, "A Leakage Tolerant High Fan-in Dynamic Circuit Design Technique," *European Solid State Circuits Conference*, September 2001.
356. B. Paul, H. Soeleman, and K. Roy, "An 8X8 Sub-Threshold Digital CMOS Carry Save Array Multiplier," *European Solid State Circuits Conference*, September 2001.
357. B. Paul, S.-H. Choi, Y. Im, and K. Roy, "Design Verification and Robust Design Technique for Cross-Talk Faults," *Asian Test Symposium*, November 2001, pp. 449-454.
358. Y. Im and K. Roy, "CASH: A Novel "Clock As Shield" Design Methodology for Noise Immune Precharge-Evaluate Logic," *IEEE International Conference on Computer-Aided Design*, November 2001.
359. M. Powell, A. Agrawal, T. Vijaykumar, B. Falsafi, and K. Roy, "Reducing Set-Associative Cache Energy via Selective Direct-Mapping and Way Prediction," *34th International Symposium on Micro Architecture (MICRO)*, December 2001.
360. S.-H. Choi, B. Paul, and K. Roy, "Dynamic Noise Analysis with Capacitive and Inductive Coupling in Precharge-Evaluate Circuits," *Asia-South Pacific Design Automation Conference/ VLSI Conference*, 2002, pp. 65-70.
361. S. Zhao, K. Roy, and C.-K. Koh,, "Power Supply Noise Aware Floorplanning and Decoupling Capacitance Placement," *Asia-South Pacific Design Automation Conference/ VLSI Conference*, 2002, pp. 489-495.
362. S. Choi and K. Roy, "Noise Analysis under Capacitive and Inductive Coupling for High Speed Circuits," *IEEE International Workshop on Electronic Design, Test, and Applications*, Christchurch, New Zealand, January 2002, pp. 365-369.
363. A. Cacao, C.-K. Koh, N. Sirisantana, and K. Roy, "Synthesis of Selectively Clocked Skewed Logic Circuits," *International Symposium on Quality IC Design*, March 2002.
364. Z. Chen, L. Wei, A. Keshavarzi, and K. Roy, "IDDQ Testing for Deep Submicron CMOS ICs: Challenges and Solutions," *IEEE Latin America Test Workshop*, February 2002.
365. S. Bhunia and K. Roy, "Fault Detection and Diagnosis Using Wavelet Based Transient Current Analysis," *Design Automation and Test in Europe (DATE)*, March 2002, pp. 1118.
366. Y. Chen, V. Balakrishnan, C.-K. Koh, and K. Roy, "Model Reduction in Time Domain using Laguerre Polynomials and Krylov Methods," *Design Automation and Test in Europe (DATE)*, March 2002, pp. 931-935.
367. H.-Y. Kim and K. Roy, "Dynamic V_{TH} Scaling for Active Leakage Management," *Design Automation and Test in Europe (DATE)*, March 2002, pp. 163-167.
368. S. Bhunia and K. Roy, "Dynamic Supply Current Testing of Analog Circuits Using Wavelet Transform," *IEEE VLSI Test Symposium*, pp. 302 -307, April, 2002.

369. J. Kim, R. Joshi, C. Chuang, and K. Roy, "SOI-Optimized 64bit High-Speed CMOS Adder Design," *IEEE VLSI Circuits Symposium*, June 2002.
370. A. Agarwal, H. Hai, and K. Roy, "DRG-Cache: A Data Retention Gated-Ground Cache for Low Power," *ACM/IEEE Design Automation Conference*, June 2002, pp. 473-478.
371. S. Bhunia, K. Roy, and J. Segura, "A Novel Wavelet Transform Based Transient Current Analysis for Fault Detection and Localization," *ACM/IEEE Design Automation Conference*, June 2002, pp. 361-366.
372. S. Choi, F. Dartu, and K. Roy, "Timed Pattern Generation for Noise-on-Delay Calculation," *ACM/IEEE Design Automation Conference*, June 2002, pp. 870-873.
373. S. Kwon, J. Park, And K. Roy, "DCT Processor Architecture Based on Computation Sharing," *IEEE International Conference on Circuits and Systems for Communications*, June 2002, pp. 162-165.
374. J. Park, W. Jeong, H. Choo, H. Mahmoodi-Meimand, Y. Wang and K. Roy, "High Performance and Low Power FIR Filter Design Based on Sharing Multiplication," *ACM International Symposium on Low Power Design*, August 2002, pp. 295-300.
375. H. Kim and K. Roy, "Dynamic Vt SRAM's for Low Leakage," *ACM International Symposium on Low Power Design*, August 2002, pp. 251-254.
376. H. Mahmoodi and K. Roy, "Self-Precharging Flip-Flop (SPFF): A New Level Converting Flip-Flop", *European Solid-State Circuits Conference (ESSCIRC)*, September 2002, pp. 407-410.
377. T. Cakici and K. Roy, "Current Mirror Evaluation Logic: A New Circuit Style for High Fan-in Dynamic Gates," *European Solid-State Circuits Conference (ESSCIRC)*, September 2002 pp. 395-398.
378. J. Kim and K. Roy, "Sense-Amplifierless DCSL:A Circuit Style Tolerant to Floating Body Effects in PD/SOI," *European Solid-State Circuits Conference (ESSCIRC)*, September 2002, pp. 271-274.
379. J. Kim and K. Roy, "SOI-Specific Tri-State Inverter and Its Application," *IEEE International SOI Conference*, pp. 145-146, 2002.
380. S. Bhunia, H. Li, and K. Roy, "A High Performance IDDQ Testable Cache for Scaled CMOS Technologies," *IEEE Asian Test Symposium*, pp. 157-162, November 2002.
381. G. Zhong, C-K. Koh, and K. Roy, "On-Chip Interconnect Modeling by Wire Duplication," *IEEE International Conference on Computer-Aided Design*, November 2002.
382. W. Jeong and K. Roy, "Robust High-Performance Low-Power Carry Select Adder," *IEEE Asia-South-Pacific Design Automation Conference*, January 2003.
383. Y. Im and K. Roy, "LALM: A Logic-Aware Layout Methodology to Enhance the Noise Immunity of Domino Circuits," *IEEE International Symposium on VLSI*, pp. 45-52, 2003.
384. S. Bhunia and K. Roy, "Defect Oriented Testing of Analog Circuits Using Wavelet Analysis of Dynamic Current," *4th IEEE Latin American Test Workshop*, pp. 183-187, February 2003. **Best Paper Award.**
385. H. Li, S. Bhunia, Y. Chen, K. Roy, and T. Vijaykumar, "Deterministic Clock Gating for Micro-processor Power Reduction," *High Performance Computer Architecture Conference (HPCA)*, pp. 113-122, February 2003.
386. A. Agarwal, K. Roy, and T. Vijaykumar, "Exploring High Bandwidth Pipelined Cache Architecture for Scaled Technology," *IEEE Design and Test in Europe (DATE)*, pp. 778-783, March 2003.

387. S. Choi and K. Roy, "A New Crosstalk Noise Model for DOMINO Logic Circuits," *IEEE Design and Test in Europe (DATE)*, pp. 1112-1113, March 2003.
388. N. Sirisantana and K. Roy, "Selectively Clocked CMOS Logic Style for Low-Power Noise-Immune Operations in Scaled Technologies", *IEEE Design and Test in Europe (DATE)*, 1160-1161, March 2003.
389. H. Chooh, K. Muhammad, and K. Roy, "MRPF: An Architectural Transformation for Synthesis of High-Performance and Low-Power Digital Filters," *IEEE Design and Test in Europe (DATE)*, pp. 700-705, March 2003.
390. L. Chiou, S. Bhunia, and K. Roy, "Synthesis of Application-Specific Highly-Efficient Multi-Mode Systems for Low-Power Applications," *IEEE Design and Test in Europe (DATE)*, pp. 96-101, March 2003.
391. J. Abraham and K. Roy, "Test Considerations for Scaled CMOS Circuits," *European Test Symposium*, 2003, **Invited Paper**.
392. K. Roy, T.M. Mak, and K.-T. Cheng, "Test Considerations for Nanometer Scale CMOS Circuits," *IEEE VLSI Test Symposium*, May 2003. **Invited Paper**.
393. Y. Im and K. Roy, "A Logic-Aware Layout Methodology to Enhance the Noise Immunity of Domino Circuits," *IEEE International Symposium on Circuits and Systems*, May 2003.
394. K. Roy, "Leakage Control for Nanometer Scale Circuits," *SPIE International Symposium on Microtechnologies for the New Millennium 2003*, pp. 135-146, May 2003.
395. S. Mukhopadhyay and K. Roy, "Accurate Modeling of Transistor Stacks to Effectively Reduce Total Standby Leakage in Nano-Scale CMOS Circuits," *IEEE 2003 Symposium on VLSI Circuits*, pp. 53-56, June 2003.
396. C. H. Kim, K. Roy, S. Hsu, A. Alvandpour, R. Krishnamurthy, and S. Borkar, "A Process Variation Compensating Technique for Sub-90nm Dynamic Circuits," *IEEE 2003 Symposium on VLSI Circuits*, pp. 205-206, June 2003.
397. S. Mukhopadhyay, A. Raychowdhury, and K. Roy, "Accurate Estimation of Total Leakage Current in Scaled CMOS Logic Circuits Based on Compact Current Modeling," *IEEE/ACM Design Automation Conference*, pp. 169-174, June 2003.
398. G. Zhong, C. Koh, V. Balakrishnan, and K. Roy, "An Adaptive Window-Based Susceptance Extraction and Its Efficient Implementation," *IEEE/ACM Design Automation Conference*, pp. 728-731, June 2003.
399. M. Cooke, H. Mahmoodi-Meimand, and K. Roy, "Energy Recovery Clocking Scheme and Flip-Flops for Ultra Low Energy Applications," *IEEE International Symposium on Low-Power Electronics and Design*, pp. 54-59, August 2003.
400. C. Neau and K. Roy, "Optimal Body Bias Selection for Leakage Improvement and Process Compensation over Different Technology Generations," *IEEE International Symposium on Low-Power Electronics and Design*, pp. 116-121, August 2003.
401. C. H. Kim, J. Kim, S. Mukhopadhyay, and K. Roy, "A Forward Body-Biased Low-Leakage SRAM Cache: Device and Architecture Considerations," *IEEE International Symposium on Low-Power Electronics and Design*, pp. 6-9, August 2003.
402. A. Agarwal and K. Roy, "A Noise Tolerant Cache Design to Reduce Gate and Subthreshold Leakage in the Nanometer Regime," *IEEE International Symposium on Low-Power Electronics and Design*, pp. 18-21, August 2003.

403. S. Mukhopadhyay and K. Roy, "Modeling and Estimation of Total Leakage Current in Nano-Scaled CMOS Devices Considering the Effect of Process Variation," *IEEE International Symposium on Low-Power Electronics and Design*, pp. 172-175, August 2003.
404. Y. Chen, K. Roy, and C-K. Koh, "Integrated Architectural/Physical Planning Approach for Minimization of Current Surge in High Performance Clock-Gated Microprocessor," *IEEE International Symposium on Low-Power Electronics and Design*, pp. 229-234, August 2003.
405. A. Raychowdhury, S. Mukhopadhyay, and K. Roy, "Circuit-Compatible Modeling of Carbon Nanotube FETs in the Ballistic Limit of Performance," *IEEE-Nano 2003*, pp. 343-346, August 2003. **Best Student Paper Award.**
406. A. Raychowdhury and K. Roy, "Performance Estimation in Molecular Crossbar Architecture Considering Capacitive and Inductive Coupling between Interconnects," *IEEE-Nano 2003*, pp. 445-448, August 2003.
407. J. Park, K. Muhammad, and K. Roy, "Efficient Generation of $1/f^\alpha$ Noise Using a Multirate Filter Bank," *IEEE Custom Integrated Circuits Conference*, pp. 707-710, September 2003.
408. A. Raychowdhury, S. Mukhopadhyay, and K. Roy, "Modeling of Ballistic Carbon Nanotube Field Effect Transistors for Efficient Circuit Simulation," *IEEE International Conference on Computer-Aided Design of IC's*, pp. 487-490, Nov. 2003.
409. D. Kang, M. Johnson, and K. Roy, "Multiple-Vdd Scheduling/Allocation for Partitioned Floorplan," *IEEE International Conference on Computer Design*, pp. 412-418, October 2003.
410. H. Suzuki, W. Jeong, and K. Roy, "Low Power Adder with Adaptive Supply Voltage," *IEEE International Conference on Computer Design*, pp. 103-106, 2003.
411. J. Kim and K. Roy, "Double Gate MOSFET Subthreshold Logic for Ultra-Low Power Applications", *IEEE International SOI Conference*, pp. 97-98, October 2003.
412. T. Cakici, A. Bansal, and K. Roy, "A Low Power Four Transistor Schmitt Trigger for Asymmetric Double Gate Fully Depleted SOI Devices," *IEEE International SOI Conference*, pp. 21-22, October 2003.
413. D. Ghosh, S. Bhunia, and K. Roy, "Multiple Scan Chain Design Technique for Power Reduction During Test Application in BIST," *18th International Symposium on Defect and Fault Tolerance in VLSI Systems*, pp. 191-198, 2003.
414. K. Roy, "Leakage Current in Scaled CMOS Circuits," *SPIE Conference on Microelectronics*, Perth. *Invited Paper*.
415. H. Li, C. Cher, T. Vijaykumar, and K. Roy, "VSV: L2-Miss-Driven Variable Supply Voltage Scaling for Low-Power," *IEEE Micro*, pp. 19-28, December 2003.
416. A. Raychowdhury, S. Mukhopadhyay, and K. Roy, "Modeling and Estimation of Leakage in Sub-90nm Devices," *IEEE VLSI Conference*, January 2004. *Embedded Keynote Paper*.
417. Y. Chen, K. Roy, and C-K. Koh, "Priority Assignment Optimization for Minimization of of Current Surge in High Performance Efficient Clock-Gated Microprocessor," *IEEE Asia and South Pacific Design Automation Conference*, January 2004.
418. W. Jeong, B. Paul, and K. Roy, "Adaptive Supply Voltage Technique for Low-Swing Interconnects," *IEEE Asia and South Pacific Design Automation Conference*, January 2004.
419. S. Bhunia, A. Raychowdhury, and K. Roy, "Frequency Specification Testing of Analog Filters Using Wavelet Transform of Dynamic Supply Current," *IEEE Design and Test in Europe*, February, 2004 & *IEEE International Conference on Quality IC Design*, pp. 389-394, March 2004.

420. D. Kang, M. Johnson, and K. Roy, "Simultaneous Multiple-Vdd Scheduling and Allocation for Partitioned Floorplan," *IEEE International Conference on Quality IC Design*, pp. 98-103. March 2004.
421. H. Ananthan, A. Bansal, and K. Roy, "FinFET SRAM – Device and Circuit Design Considerations," *IEEE International Conference on Quality IC Design*, pp. 511-516, March 2004.
422. J. Park and K. Roy, "A Low Power Reconfigurable DCT Architecture to Trade-Off Image Quality for Computational Complexity," *IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP 2004)*, May 2004.
423. Y. Wang, H. Mahmoodi-Meimand, L. Chiou, H. Choo, J. Park, W. Jeong, and K. Roy, "Hardware Architecture and VLSI Implementation of Low-Power High-Performance Polyphase Channelizer with Application to Sub-band Adaptive Filtering," *IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP 2004)*, May 2004.
424. M. Hwang, A. Raychowdhury, and K. Roy, "Effectiveness of Energy Recover Techniques in Reducing On-Chip Power Density in Molecular Nano-Technologies," *IEEE International Symposium on Circuits and Systems*, May 2003.
425. H. Mahmoodi-Meimand and K. Roy, "Dual-Edge Triggered Level Converting Flip-Flops," *IEEE International Symposium on Circuits and Systems*, May 2003.
426. H. Mahmoodi-Meimand and K. Roy, "Data-Retention Flip-Flops for Power-Down Applications," *IEEE International Symposium on Circuits and Systems*, May 2003.
427. A. Agarwal, K. Roy, S. Hsu, R. Krishnamurthy, and S. Borkar, "90nm 6.5GHz 128X64 4-Read 4-Write Ported Parameter Variation Tolerant Register File," *IEEE 2004 Symposium on VLSI Circuits*, pp. 386-387, June 2004.
428. C. Kim, K. Roy, S. Hsu, R. Krishnamurthy, and S. Borkar, "An On-Die CMOS Leakage Sensor for Measuring Process Variation in Sub-90nm Generation," *IEEE 2004 Symposium on VLSI Circuits*, pp. 250-251, June 2004.
429. S. Mukhopadhyay, H. Mahmoodi-Meimand, and K. Roy, "Modeling and Estimation of Failure Probability due to Parameter Variations in Nano-Scaled SRAMs for Yield Enhancement," *IEEE 2004 Symposium on VLSI Circuits*, pp. 64-67, June 2004.
430. C.-Y. Chen, S. Kwon, and K. Roy, "Efficient Communication Channel Utilization for Mapping FFT onto Mesh Array," *2004 International Conference on Communication and Computing*, pp. 167-173, June 2004.
431. S. Choi, B. Paul, and K. Roy, "Novel Sizing Algorithm for Yield Improvement under Process Variation in Nanometer Technology," *IEEE/ACM Design Automation Conference*, pp. 454-459, June 2004.
432. A. Agarwal, C. H. Kim, S. Mukhopadhyaya, and K. Roy, "Leakage in Nano-Scale Technologies: Mechanisms, Impact, and Design Considerations," *IEEE/ACM Design Automation Conference*, pp. 6-11, June 2004, **Invited Paper**.
433. B. Paul and K. Roy, "Device Optimization for Digital Sub-threshold Operation," *IEEE Device Research Conference*, pp. 113-114, June 2004.
434. A. Raychowdhury and K. Roy, "Modeling and Analysis of Carbon Nanotube Interconnects for High Speed VLSI Design," *Fourth IEEE Nano Conference*, Munich, Aug. 2004.
435. A. Raychowdhury, J. Guo, K. Roy, and M. Lundstrom, "Choice of Flat-Band Voltage, VDD and Diameter of Ambipolar Schottky-Barrier Carbon Nanotube Transistors in Digital Circuit Design," *Fourth IEEE Nano Conference*, Munich, Aug. 2004.

436. A. Agarwal, B. Paul, and K. Roy, "Process Variation in Nano-Scale Memories: Failure Analysis and Process-Tolerant Architecture," *IEEE Custom Integrated Circuits Conference*, October 2004.
437. H. Mahmoodi, S. Mukhopadhyay, and K. Roy, "Estimation of Delay Variations Due to Random-Dopant Fluctuations in Nano-Scaled CMOS Circuits," *IEEE Custom Integrated Circuits Conference*, Oct. 2004
438. H. Choo, and K. Roy, "A Parametric Approach for Low Energy Wireless Data Communication," *IEEE Workshop on Signal Processing Systems*, 2004.
439. Y. Wang and K. Roy, "Reduced Complexity Sphere Decoding Via Detection Ordering for Linear Multi-Input Multi-Output Channels," *IEEE Workshop on Signal Processing Systems*, 2004.
440. D. Kang, H. Choo, and K. Roy, "Floorplan-Aware Low-Complexity Digital Filter Synthesis for Low-Power and High-Speed" *IEEE International Conference on Computer Design*, pp. 354-357, 2004.
441. S. Bhunia, H. Mahmoodi, D. Ghosh, S. Mukhopadhyay, and K. Roy, "A Novel Low-Power Scan Design Technique Using Supply Gating," *IEEE International Conference on Computer Design*, pp. 60-65, 2004, **Best Paper Award**.
442. H. Mahmoodi, S. Mukhopadhyay, and K. Roy, "High Performance and Low Power Domino Logic Using Independent Gate Control in Double-Gate SOI MOSFETs," *IEEE International SOI Conference*, pp. 67-68, Oct. 2004.
443. C. H. Kim, H. Ananthan, J. Kim, and K. Roy, "Effectiveness of Using Supply Voltage as Back-Gate Bias in Ground Plane SOI MOSFETs," *IEEE International SOI Conference*, pp. 69-70, Oct. 2004.
444. A. Bansal, B. Paul, and K. Roy, "Impact of Underlap on Gate Capacitance and Gate Tunneling Current in 16nm DGMOS Devices," *IEEE International SOI Conference*, pp. 94-95, Oct. 2004.
445. A. Raychowdhury and K. Roy, "Carbon Nanotubes as the Interconnects of the Future: A Circuit Perspective," *Advanced Metallization Conference*, pp. 277-283, October 2004, **invited paper**.
446. S. Mukhopadhyay, H. Mahmoodi, and K. Roy, "Statistical Design and Optimization of SRAM Cell for Yield Enhancement," *International Conference on Computer-Aided Design (ICCAD)*, pp. 10-13, Nov. 2004.
447. B.C. Paul, A. Raychowdhury, K. Roy, "Device Optimization for Ultra-Low Power Digital Sub-Threshold Operation", *IEEE International Symposium on Low-Power Electronics and Design*, pp. 96-101, August 2004.
448. H. Ananthan, C. H. Kim, K. Roy, "Larger-than- V_{dd} forward body bias in sub-0.5V nanoscale CMOS", *IEEE International Symposium on Low-Power Electronics and Design*, pp. 8-13, August 2004.
449. A. Raychowdhury and K. Roy, "A Circuit Model for Carbon Nanotube Interconnects: Comparative Study with Cu Interconnects for Scaled Technologies," *IEEE International Conference on Computer-Aided Design (ICCAD)*, pp. 237-240, San Jose, Nov. 2004.
450. A. Bansal and K. Roy, "Assymmetric Halo CMOSFET to Reduce Static Power Dissipation with Improved Performance," *IEEE International Symposium on Circuits and Systems*, May 2005. **Invited Paper**.
451. C.H. Kim, J. Kim, I. Kim, and K. Roy, "A Process and Temperature Variation Aware Leakage Reduction Technique with Improved Stability for On-Die Caches," *IEEE International Solid-State Circuits Conference*, pp. 482-483, February 2005.
452. D. Kang, Y. Chen, and K. Roy, "Power Supply Noise-Aware Scheduling and Allocation for DSP Synthesis," *IEEE International Symposium on Quality Electronic Design*, pp. 48-53, 2005.

453. A. Datta, S. Bhunia, N. Banerjee, and K. Roy, "A Power-Aware GALS Architecture for Real-Time Algorithm-Specific Tasks," *IEEE International Symposium on Quality Electronic Design*, pp. 358-363, 2005.
454. S. Bhunia, H. Mahmoodi, and K. Roy, "Power Reduction in Test-Per-Scan BIST with Supply Gating and Efficient Scan Partitioning," *IEEE International Symposium on Quality Electronic Design*, pp.453-458, 2005.
455. S. Mukhopadhyay, H. Mahmoodi, and K. Roy, "Design of High Performance Sense Amplifier Using Independent Gate Control in sub-50nm Double-Gate MOSFET," *IEEE International Symposium on Quality Electronic Design*, pp.490-495, 2005.
456. S. Mukhopadhyay, K. Kim, C. Chuang, and K. Roy, "Modeling and Analysis of Gate Leakage in Ultra-Thin Oxide sub-50nm Double Gate Devices and Circuits," *IEEE International Symposium on Quality Electronic Design*, pp. 410-415, 2005.
457. K. Kim, C. Kim, and K. Roy, "TFT-LCD Application Specific Low-Power SRAM using Charge-Recycling Technique," *IEEE International Symposium on Quality Electronic Design*, pp. 59-64, 2005.
458. S. Mukhopadhyay, S. Bhunia, and K. Roy, "Modeling and Analysis of Loading Effect in Leakage of Nano-Scaled Bulk-CMOS Logic Circuits," *IEEE Design and Test in Europe (DATE)*, pp. 224-229, 2005.
459. K. Kang, B. Paul, and K. Roy, "Statistical Timing Analysis using Levelized Covariance Propagation," *IEEE Design and Test in Europe (DATE)*, pp. 764-769, 2005.
460. S. Bhunia, H. Mahmoodi, A. Raychowdhury, and K. Roy, "A Novel Low-Overhead Delay Testing Technique for Arbitrary Two-Pattern Test Application," *IEEE Design and Test in Europe (DATE)*, pp.1136-1141 , 2005.
461. A. Datta, S. Bhunia, S. Mukhopadhyay, and K. Roy, "Statistical Modeling of Pipeline Delay and Design of Pipeline Under Process Variation to Enhance Yield in Sub-100nm Technologies," *IEEE Design and Test in Europe (DATE)*, pp. 926-931, 2005.
462. Y. Wang, K. Muhammad, and K. Roy, "Design of Sigma-Delta Modulators with Arbitrary Transfer Functions," *International Conference on Acoustics, Speech, and Signal Processing (ICASSP)*, 2005.
463. H. Chooch and K. Roy, "Joint Control of Communications Subsystems for Low-Energy Image Transmission," *International Conference on Acoustics, Speech, and Signal Processing (ICASSP)*, 2005.
464. Q. Chen, H. Mahmoodi, S. Bhunia, and K. Roy, "Modeling and Testing of SRAM for New Failure Mechanisms due to Process Variations in Nanoscale CMOS," *IEEE VLSI Test Symposium*, 2005.
465. A. Bansal and K. Roy, "Asymmetric Halo CMOSFET to Reduce Static Power with Improved Performance," *IEEE International Symposium on Circuits and Systems*, 2005.
466. Q. Chen, S. Mukhopadhyay, H. Mahmoodi and K. Roy, "Process Variation Tolerant Online Current Monitor for Fault Immune Systems," *IEEE International Symposium on On-Line Testing*, 2005.
467. A. Datta, S. Mukhopadhyay, S. Bhunia, and K. Roy, "Reliability Analysis and Yield Prediction of High Performance Pipelined Circuit with respect to Delay Failures in sub-100nm Technology," *IEEE International Symposium on On-Line Testing*, 2005.
468. A. Raychowdhury, S. Ghosh, K. Roy, "A Novel On-chip Delay Measurement Hardware for Efficient Speed-Binning," *IEEE International Symposium on On-Line Testing*, 2005.
469. H. Ananthan and K. Roy, "Technology-Circuit Co-Design in Width-Quantized Quasi-Planar Double-Gate SRAM," *2005 IEEE International Conference on Integrated Circuit and Technology*, May 2005, pp. 155-160.

470. C. Kim, K. Roy, S. Hsu, R. Krishnamurthy and S. Borkar, "An On-Die Leakage Current Sensor for Measuring Process Variation in Sub-90nm Generations," *2005 IEEE International Conference on Integrated Circuit and Technology*, May 2005, pp. 221-222.
471. M. Alam, H. Kufluoglu, B. Paul, K. Kang, and K. Roy, "On Reliable Circuits and Systems: How Reliability Considerations are Reshaping Oxide Scaling, Device Geometry, and VLSI Algorithm," *2005 IEEE International Conference on Integrated Circuit and Technology*, May 2005, pp. 117-122.
472. S. Bhunia, H. Mahmoodi, N. Banerjee, Q. Chen, and K. Roy, "A Novel Synthesis Approach for Active Leakage Power Reduction Using Supply Gating," *IEEE/ACM Design Automation Conference (DAC)*, June 2005.
473. S. Mukhopadhyay, K. Kim, C.-T. Chuang, and K. Roy, "Modeling and Analysis of Total Leakage Currents in Nanoscale Double Gate Devices and Circuits," *ACM/IEEE International Symposium on Low-Power Electronics and Design*, August 2005, pp. 8-13.
474. A. Agarwal, K. Kang, S. Bhunia, J. Gallagher, and K. Roy, "Effectiveness of Dual-Vt Designs in Nano-Scale Technologies under Process Variations," *ACM/IEEE International Symposium on Low-Power Electronics and Design*, August 2005, pp. 14-19.
475. S. Hsu, A. Agarwal, K. Roy, R. Krishnamurthy, and S. Borkar, "An 8.3 GHz Dual Supply/Threshold Optimized 32b Integer ALU-Register File Loop in 90nm CMOS," *ACM/IEEE International Symposium on Low-Power Electronics and Design*, August 2005, pp. 103-106.
476. Y. Chen, H. Li, K. Roy, and C.-K. Koh, "Cascaded Carry-Select Adder (C^2SA): A New Structure for Low-Power CSA Design," *ACM/IEEE International Symposium on Low-Power Electronics and Design*, August 2005, pp. 115-118.
477. I. Chang, K. Kang, S. Mukhopadhyay, C. Kim, and K. Roy, "Fast and Accurate Estimation of Nano-Scaled SRAM Read Failure Probability using Critical Point Sampling," *IEEE Custom Integrated Circuits Conference*, September 2005, pp. 439-452.
478. Y. Chen, H. Li, K. Roy, and C.-K. Koh, "Gated Decap: Gate Leakage Control of On-Chip Decoupling Capacitors in Scaled Technologies," *IEEE Custom Integrated Circuits Conference*, September 2005, pp. 775-778.
479. A. Bansal, S. Mukhopadhyay, and K. Roy, "Modeling and Optimization Approach to Robust and Low-Power FinFET SRAM Design in NanoScale Era," *IEEE Custom Integrated Circuits Conference*, September 2005, pp. 835-838.
480. H. Ananthan, A. Bansal, and K. Roy, "Analysis of Drain-to-Body Band-To-Band Tunneling in Double-Gate MOSFET," *IEEE SOI Conference*, October 2005.
481. T. Cakici, H. Mahmoodi, S. Mukhopadhyay, and K. Roy, "Independent Gate Skewed Logic in Double-Gate SOI Technology," *IEEE SOI Conference*, October 2005.
482. P. Ndai, A. Agarwal, Q. Chen, and K. Roy, "A Soft-Error Monitor Using Switching Current Detection," *IEEE International Conference on Computer Design (ICCD)*, October 2005.
483. A. Raychowdhury, S. Mukhopadhyay, and K. Roy, "A Feasibility Study of Subthreshold SRAM Across Technology Generations," *IEEE International Conference on Computer Design (ICCD)*, October 2005.
484. N. Banerjee, A. Raychowdhury, S. Bhunia, H. Mahmoodi, and K. Roy, "Novel Low-Overhead Operand Isolation Techniques for Low-Power Datapath Synthesis," *IEEE International Conference on Computer Design (ICCD)*, October 2005.
485. M. Meterelliyo, H. Mahmoodi, and K. Roy, "A Leakage Control System for Thermal Stability During Burn-In Test," *IEEE International Test Conference*, November 2005.

486. S. Mukhopadhyay, H. Mahmoodi, and K. Roy, "Reliable and Self-Repairing SRAM in Nano-Scale Technologies using Leakage and Delay Monitoring," *IEEE International Test Conference*, November 2005.
487. K. Roy, H. Mahmoodi, S. Mukhopadhyay, A. Bansal, H. Ananthan, and T. Cakici, "Double-Gate SOI Devices for Low-Power and High-Performance Applications," *IEEE International Conference on Computer-Aided Design (ICCAD)*, November 2005, **Invited Paper**.
488. A. Agarwal, K. Kang, and K. Roy, "Accurate Estimation and Modeling of Total Chip Leakage Considering Inter- and Intra-Die Process Variations," *IEEE International Conference on Computer-Aided Design (ICCAD)*, November 2005.
489. A. Datta, S. Bhunia, S. Mukhopadhyay, and K. Roy, "A Statistical Approach to Area-Constrained Yield Enhancement for Pipelined Circuits under Parameter Variations," *14th Asian Test Symposium*, December 2005.
490. S. Mukhopadhyay, A. Raychowdhury, H. Mahmoodi, and K. Roy, "Leakage Current Based Stabilization Scheme for Robust Sense-Amplifier Design for Yield Enhancement in Nano-Scale SRAMs," *14th Asian Test Symposium*, December 2005.
491. S. Ghosh, S. Bhunia, and K. Roy, "Shannon Expansion Based Supply-Gated Logic for Improved Power and Testability," *14th Asian Test Symposium*, December 2005.
492. M. M. Budnik, K. Roy, "Implications of SiO₂ Breakdown in an Integrated Nanoscale Power Supply", *Proceedings of the 2005 International Semiconductor Device Research Symposium*, pp. 268- 269, December, 2005.
493. A. Datta, S. Bhunia, S Mukhopadhyay, J. Choi, and K. Roy, "Speed Binning Aware Design Methodology to Improve Profit under Parameter Variation", *Asia and South Pacific Design Automation Conference (ASPDAC)*, January 2006, pp. 712 - 717.
494. H. Li, Y. Chen, K. Roy, and C.-K. Koh, "SAVS: A Self-Adaptive Variable Supply Voltage Technique for Process-Tolerant and Power-Efficient Multi-Issue Superscalar Processor Design," *Asia and South Pacific Design Automation Conference (ASPDAC)*, pp. 158-163, January 2006.
495. A. Goel, S. Bhunia, H. Mahmoodi, and K. Roy, "A Low-Overhead Design of Soft-Error-Tolerant Scan Flip-Flop with Enhanced-Scan Capability," *Asia and South Pacific Design Automation Conference (ASPDAC)*, pp. 665-670, January 2006.
496. A. Bansal, M. Meterelliyo, J. Choi, K. Roy, and J. Murthy, "Device/Circuit Co-Design for Efficient Thermal Solutions for FinFET Technology," *Asia and South Pacific Design Automation Conference (ASPDAC)*, **Invited Paper**, pp. 237-242, January 2006.
497. J. Park, J. H. Choi and K. Roy, "Dynamic Bit-Width Adaptation in DCT : Image Quality Versus Computation Energy Trade-off", *IEEE Design and Test in Europe (DATE)*, March 2006.
498. Q. Chen, S. Mukhopadhyay, A. Bansal, and K. Roy, "Circuit-Aware Device Design Methodology for Nanometer Technologies: A Case Study for Low Power Sram Design", *IEEE Design and Test in Europe (DATE)*, March 2006.
499. N. Banerjee, H. Mahmoodi, S. Bhunia, and K. Roy, "Low Power Synthesis of Dynamic Logic Circuits using Fine-Grained Clock Gating", *IEEE Design and Test in Europe (DATE)*, March 2006.
500. A. Raychowdhury, B. Paul, S. Bhunia, and K. Roy, "Computing With Subthreshold Leakage: A Comparative Study of Bulk and SOI Technologies", *IEEE Design and Test in Europe (DATE)*, March 2006.
501. B. C. Paul, K. Kang, H. Kufuoglu, M. A. Alam and K. Roy, "Temporal Performance Degradation Under NBTI: Estimation and Design for Improved Reliability of Nanoscale Circuits", *IEEE Design and Test in Europe (DATE)*, March 2006.

502. M. M. Budnik, K. Roy, "Minimizing Ohmic Loss and Supply Voltage Variation Using a Novel Distributed Power Supply Network", *IEEE Design and Test in Europe (DATE)*, March 2006.
503. M. M. Budnik, K. Roy, "Minimizing Ohmic Loss in Nanoscale Microprocessor IR Events", *IEEE International Symposium on Quality Electronic Design (ISQED)*, March 2006.
504. S. Mukhopadhyay, K. Kim, H. Mahmoodi, A. Datta, D. Park, and K. Roy, "Self-Repairing SRAM for Reducing Parametric Failures in Nanoscaled Memory", *IEEE 2006 Symposium on VLSI Circuits*, June 2006.
505. M. M. Budnik, A. Raychowdhury, and K. Roy, "Power Delivery for Nanoscale Processors with Single Wall Carbon Nanotube Interconnects", *IEEE Conference on Nanotechnology*, 2006.
506. M. M. Budnik, A. Raychowdhury, A. Bansal, and K. Roy, "A High Density, Three-Dimensional, Carbon Nanotube Capacitor Structure", *IEEE/ACM Design Automation Conference (DAC)*, July 2006.
507. H. Ananthan, and K. Roy, "A Fully Physical Model for Leakage Distribution under Process Variations in Nanoscale Double-Gate CMOS", *IEEE/ACM Design Automation Conference (DAC)*, July 2006.
508. S. Ghosh, S. Mukhopadhyay, and K. Roy, "Self-Calibration Technique for Reduction of Hold Failures in Low-Power Nano-scaled SRAM", *IEEE/ACM Design Automation Conference (DAC)*, July 2006.
509. A. Raychowdhury, A. Keshavarzi, J. Kurtin, V. De, and K. Roy, Optimal Spacing of Carbon Nanotubes in a CNFET Array for Highest Performance, *IEEE Device Research Conference*, 2006, pp. 129-130.
510. J. Li, A. Bansal, and K. Roy, "Exploring Low Temperature Poly-Si for Low Cost and Low Power Sub-micron Digital Operation", *IEEE Device Research Conference*, 2006, pp. 61-62.
511. B. Paul, and K. Roy, "Optimizing Oxide Thickness for Digital Sub-threshold Operation", *IEEE Device Research Conference*, 2006, pp. 63-64.
512. S. Gangwal, S. Mukhopadhyay, and K. Roy, Optimization Of Surface Orientation For High-Performance, Low-Power And Robust FinFET SRAM, *IEEE Custom Integrated Circuits Conference*, September 2006.
513. A. Raychowdhury, J. Kim, D. Peroulis and K. Roy, Integrated MEMS Switches for Leakage Control of Battery Operated Systems, *IEEE Custom Integrated Circuits Conference*, September 2006.
514. S. Mukhopadhyay, A. Agarwal, Q. Chen and K. Roy, SRAMs in Scaled Technologies under Process Variations: Failure Mechanisms, Test & Variation Tolerant Design, *IEEE Custom Integrated Circuits Conference*, September 2006, **Invited Paper**.
515. A. Raychowdhury, X. Fong, Q. Chen, and K. Roy, Analysis of Super Cut-off Transistors for Ultralow Power Digital Logic Circuits, *ACM International Symposium on Low Power Electronics and Design*, 2006. **Best Paper Award**.
516. I. Chang, J. Kim, and K. Roy, ,*ACM International Symposium on Low Power Electronics and Design*, 2006.
517. T. Cakici, B. Jung, and K. Roy, High Q and High Tuning Range FinFET Varactors for Low-Cost SoC Integration, *IEEE SOI Conference*, October 2006.
518. J. Choi, A. Bansal, M. Meterilliyoz, K. Roy, and J. Murthy, Leakage Power Dependent Temperature Estimation to Predict Thermal Runaway in FinFET Circuits, *IEEE International Conference on Computer-Aided Design of ICs (ICCAD)*, 2006.

519. S. Ghosh, S. Bhunia, and K. Roy, A New Paradigm for Low-power, Variation-Tolerant and Adaptive Circuit Synthesis Using Critical Path Isolation, *IEEE International Conference on Computer-Aided Design of ICs (ICCAD)*, 2006.
520. A. Keshavarzi, A. Raychowdhury, J. Curtin, K. Roy, and V. De, Scalability of Carbon Nanotube FET-based Circuits, *Asian Solid-State Circuits Conference*, 2005.
521. S. Mukhopadhyay, K. Kim, K. Jenkins, C.-T. Chuang, and K. Roy, "Statistical Characterization and On-Chip Measurement Methods for Local Random Variability Using Sense-Amplifier-Based Test Structure," *2007 International Solid-State Circuits Conference (ISSCC)*, February 2007.
522. T. Cakici, K. Kim, and K. Roy, FinFET Based SRAM Design For Low Standby Power Applications, *International Symposium on Quality of IC Design*, March 2007.
523. J. Kulkarni and K. Roy, A High Performance, Scalable Multiplexed Keeper Technique, *International Symposium on Quality of IC Design*, March 2007.
524. S. Ghosh, S. Bhunia, and K. Roy, Low-Overhead Circuit Synthesis for Temperature Adaptation using Dynamic Voltage Scheduling, *Design Automation and Test in Europe*, April 2007.
525. N. Banerjee, G. Karakonstantis, and K. Roy, Process Variation Tolerant Low-Power DCT Architecture, *Design Automation and Test in Europe*, April 2007.
526. M. Hwang, T. Cakici, A. Raychowdhury, and K. Roy, Process Variation Tolerant Beta-ratio Modulation with Ultra Dynamic Voltage Scaling, *Design Automation and Test in Europe*, April 2007.
527. G. Karakonstantis and K. Roy, An Optimal Algorithm for Low Power Multiplierless FIR Filter Design using Chebychev Criterion, *International Conference on Acoustics, Speech, and Signal Processing (ICASSP-2007)*, 2007.
528. K. Kang, E. Islam, M. Alam, and K. Roy, Characterization and Estimation of Circuit Reliability Degradation under NBTI using On-Line IDDQ Measurement, *ACM/IEEE Design Automation Conference*, June, 2007. **Nominated for Best Paper Award.**
529. K. Kang, K. Kim, and K. Roy, Variation Resilient Low-Power Circuit Design Methodology using On-Chip Phase Locked Loop, *ACM/IEEE Design Automation Conference*, June, 2007. **Nominated for Best Paper Award**
530. J. Li, K. Kang, A. Bansal, and K. Roy, High Performance and Low Power Electronics on Flexible Substrate, *ACM/IEEE Design Automation Conference*, June, 2007.
531. A. Freuhling, D. Peroulis, and K. Roy, RF MEMS Switches for Leakage Control in Wireless Hand-held Devices, *2007 IEEE APS International Symposium on Antennas and Propagation*, Honolulu, Hawaii, USA, June 10-15, 2007.
532. M. Hwang, K. Kim, A. Raychowdhury, and K. Roy, An 85mV 40nW Process Tolerant Subthreshold 8x8 FIR Filter in 130nm Technology, *IEEE VLSI Circuit Symposium*, June 2007.
533. D. Lakshmanan, A. Bansal, "Body Thickness Optimization and Sensitivity Analysis for High Performance FinFETs," *Device Research Conference*, 2007.
534. S. Ghosh, S. Bhunia, and K. Roy, "A Fault Tolerant Technique for Improved Yield in Nanometer Technologies by Adaptive Clock Stretching," *International On-Line Test Symposium*, 2007.
535. M. Hwang and K. Roy, Slope Interconnect Effort: Gate-Interconnect Interdependent Delay Model, *ACM/IEEE International Symposium on Low Power Electronics and Design*, August 2007.
536. J. Kulkarni, K. Kim, and K. Roy, A 160 mV, Fully Differential, Robust Schmitt Trigger based Sub-threshold SRAM, *ACM/IEEE International Symposium on Low Power Electronics and Design*, August 2007.

537. D. Mohapatra, G. Karakonstantis, and K. Roy, Low-Power Process-Variation Tolerant Arithmetic Units Using Input-Based Elastic Clocking, *ACM/IEEE International Symposium on Low Power Electronics and Design*, August 2007.
538. N. Banerjee, G. Karakonstantis, and K. Roy, A Process Variation Aware Low Power Synthesis Methodology for Fixed-point FIR filters, *ACM/IEEE International Symposium on Low Power Electronics and Design*, August 2007.
539. K. Kim, H. Mahmoodi, and K. Roy, A Low-Power SRAM using Bit-Line Charge-Recycling Technique, *ACM/IEEE International Symposium on Low Power Electronics and Design*, August 2007.
540. D. Lekshmanan, A. Bansal, and K. Roy, FinFET SRAM: Optimizing Silicon Fin Thickness and Fin Ratio to Improve Stability at Iso Area, *IEEE Custom Integrated Circuits Conference*, 2007.
541. R. Rao, A. Bansal, J. Kim, K. Roy, and C.T. Chuang, Accurate Modeling and analysis of Currents in Trapezoidal FinFET Devices, *IEEE SOI Conference*, October 2007.
542. K. Kang, S. Park, K. Roy, and A. Alam, Estimation of Statistical Variation in Temporal NBTI Degradation and its Impact on Lifetime Circuit Performance, *IEEE International Conference on Computer-Aided Design (ICCAD)*, November 2007. **Nominated for Best Paper Award**
543. G. Karakonstantis, N. Banerjee, K. Roy, C. Chakrabarti, Design Methodology to trade off Power, Output Quality and Error Resiliency: Application to Color Interpolation Filtering, *IEEE International Conference on Computer-Aided Design (ICCAD)*, November 2007.
544. J. Choi, K. Roy, and J. Murthy, The Effect of Process Variation on Device Temperature on FinFET Circuits, *IEEE International Conference on Computer-Aided Design (ICCAD)*, November 2007.
545. S. Ghosh and K. Roy, Exploring High-Speed Low-Power Hybrid Arithmetic Units at Scaled Supply and Adaptive Clock-Stretching, *IEEE Asia & South Pacific Design Automation Conference*, January 2008.
546. K. Kang, S. Park, S. Gangwal, and K. Roy, NBTI Induced Performance Degradation in Logic and Memory Circuits: How Effectively Can We Approach a Reliability Solution? *IEEE Asia & South Pacific Design Automation Conference*, January 2008.
547. N. Mojumder, S. Mukhopadhyay, J. Kim, C.-T. Chuang, and K. Roy, "Design and Analysis of a Self-Rapairing SRAM with On-Chip Monitor and Compensation Circuitry," *IEEE VLSI Test Symposium*, April 2008, pp. 101-106.
548. J. Kulkarni, M. Metterliyo, K. Roy, and J. Murthy, Nano-scaled SRAM Thermal Stability Analysis Using Hierarchical Compact Thermal Models, *Itherm 2008*, Orlando, May 2008.
549. J. Li, C. Augustine, S. Salahuddin, and K. Roy, "Modeling of Failure Probability and Statistical Design of Spin-Torque Transfer Magnetic Random Access Memory (STT MRAM) Array for Yield Enhancement," *ACM/IEEE Design Automation Conference*, June 2008.
550. J. Kulkarni, K. Kim, S. Park, and K. Roy, "Process Variation Tolerant SRAM Array for Ultra Low Voltage Applications," *ACM/IEEE Design Automation Conference*, June 2008.
551. K. Roy, J. Kulkarni, and M. Hwang, "Process-Tolerant Ultralow Voltage Digital Subthreshold Design," *Silicon Monolithic Integrated Circuits in RF Systems*, 2008. SiRF 2008. IEEE Topical Meeting on; Jan 2008. **Invited Paper.**
552. A. Raychowdhury, V. De, S. Borkar, K. Roy, and A. Keshavarzi, "Theory of Multi-tube Carbon Nanotube Transistors for High Speed Variation-Tolerant Circuits," *Device Research Conference*, 2008.
553. J. Li, H. Liu, S. Salhauddin, and K. Roy, "Variation-Tolerant Spin-Torque Transfer (STT) MRAM Array for Yield Enhancement," *IEEE Custom Integrated Circuits Conference*, September 2008.

554. M. Meterelliyo, P. Song, F. Stellan, J. Kulkarni, and K. Roy, "A High Sensitivity Process Variation Sensor Utilizing Sub-threshold Operation," *IEEE Custom Integrated Circuits Conference*, September 2008.
555. M. Hwang and K. Roy, "A 135mV 0.13uW Process Tolerant 6T Subthreshold DTMOS SRAM in 90nm Technology," *IEEE Custom Integrated Circuits Conference*, September 2008.
556. N. Banerjee, C. Augustine, and K. Roy, "Fault-Tolerance with Graceful Degradation in Quality: A Design Methodology and its Application to Digital Signal Processing Systems," *IEEE Defect and Fault Tolerant Symposium*, October 2008.
557. J. Li, P. Ndai, A. Goel, and K. Roy, "An Alternate Design Paradigm for Robust Spin-Torque Transfer Magnetic RAM (STT MRAM) from Circuit/Architecture Perspective," *IEEE Asia and South Pacific Design Automation Conference*, Jan. 2009.
558. M. Meterelliyo and K. Roy, "Design for Burn-In Test: A Technique for Burn-In Thermal Stability under Die-to-Die Parameter Variations," *IEEE Asia and South Pacific Design Automation Conference*, Jan. 2009.
559. C. Augustine, B. Behin-Aein, X. Fong, and K. Roy, "A Design Methodology and Device/Circuit/Architecture Compatible Simulation Framework for Low-Power Magnetic Quantum Cellular Automata Systems," *IEEE Asia and South Pacific Design Automation Conference*, Jan. 2009.
560. C. Augustine, A. Raychowdhury, Y. Gao, M. Lundstrom, and K. Roy, "PETE: A device/circuit analysis framework for evaluation and comparison of charge based emerging devices," *International Conference on Quality of IC Design*, March 2009.
561. S. Raghunathan, M.P. Ward, K. Roy and P.P. Irazoqui, A Low-power Implantable Event based seizure detection algorithm, *4th International IEEE EMBS Conference on Neural Engineering*, March 2009, Antalya, Turkey.
562. A. Goel, S. Gupta, A. Bansal, M.-H. Chiang and K. Roy. "Double-Gate MOSFETs with Asymmetric Drain Underlap: A device-circuit co-design and optimization perspective for SRAM", *Device Research Conference*, pp. 57-58, June 2009.
563. G. Panagopoulos and K. Roy, "A Physics-Based 3-D Analytical Model for Threshold Voltage variations Considering RDF," *Device Research Conference*, June 2009.
564. S. Raghunathan, S. Gupta, K. Roy and P. Irazoqui, Designing Epileptic Seizure Detection Algorithms Towards a Miniature Implantable Epilepsy Prosthesis, *4th International Workshop on Seizure Prediction (IWSP)*, Kansas City, MO, June 2009.
565. S. Raghunathan, S. Gupta, K. Roy and P. Irazoqui, An Implantable Ultra-low Power Digital Circuit Implementation of a Seizure Detection Algorithm, *BMES 2009 Annual Fall Meeting*, Pittsburg, PA, USA, October 2009.
566. C. Augustine, B. Behin-Aein, and K. Roy, "Nano-Magnet Based Ultra-Low Power Logic Design Using Non-Majority Gates," *IEEE NANO*, July 2009, Genoa, Italy.
567. K. Roy, J. Kulkarni, and S. Gupta, "Device/Circuit Interactions at 22nm Technology Node," **invited presentation**, *ACM/IEEE Design Automation Conference*, July 2009.
568. I. Chang, D. Mohapatra, and K. Roy, "A Voltage-Scalable and Process Variation Resilient Hybrid SRAM Architecture for MPEG-4 Video Processors," *ACM/IEEE Design Automation Conference*, pp. 670-675, July 2009.
569. D. Mohapatra, G. Karakonstantis, and K. Roy, "Significance Driven Computation: A Voltage-Scalable Variation-Aware, Quality-Tuning Motion Estimator," *International Symposium on Low-Power Electronics and Design (ISLPED)*, pp. 195-200, August 2009.

570. G. Karakonstantis, D. Mohapatra, K. Roy, System Level DSP Synthesis Using Voltage Overscaling, Unequal Error Protection & Adaptive Quality Tuning, *IEEE Signal and Information Processing Systems (SIPS)*, pp.133-138, August 2009.
571. A. Goel, P. Ndai, J. Kulkarni and K. Roy, "REAd/Access-Preferred (REAP) SRAM -Architecture-Aware Bit Cell Design for Improved Yield and Lower VMIN", *IEEE Custom Integrated Circuits Conference*, pp. 503-506, 2009.
572. S. Raghunathan, S. Gupta, H. Markandeya, K. Roy and P. Irazoqui, Co-design of Hardware and Software to Optimize Seizure Prediction and Detection Algorithms Towards a Closed Loop Epilepsy Prosthesis, *Proceedings of the American Epilepsy Society (AES) Annual Meeting*, Boston, USA, December 4-9, 2009.
573. M. Meterelliyo, A. Goel, J. Kulkarni and K. Roy, Accurate Characterization of Random Process Variations using a Robust, Low Voltage, High Sensitivity Sensor featuring Replica Bias Circuit, *IEEE International Solid State Circuits Conference (ISSCC)* 2010, pp. 186-187.
574. C. Lu, V. Raghunathan, and K. Roy, "Micro-scale Energy Harvesting: A System Perspective, *Asia and South Pacific Design Automation Conference (ASPDAC)*, Taipei, Taiwan, pp. 89-94, 2010.
575. C. Lu, V. Raghunathan, and K. Roy, Efficient Power Conversion for Ultra Low Voltage Micro Scale Energy Transducers, *Design Automation and Test in Europe (DATE)*, pp. 1602-1607, 2010.
576. I. Vatajelu, G. Panagopoulos, K. Roy and J. Figueras, Parametric Failure Analysis of Embedded SRAMs using Fast & Accurate Dynamic Analysis, *European Test Symposium*, Prague, May 2010.
577. C. Lu, V. Raghunathan, and K. Roy, Maximum Power Point Considerations for Micro-Scale Solar Energy Harvesting Systems, *IEEE International Symposium on Circuits and Systems (ISCAS)*, **invited paper**, 2010.
578. V. Chippa, D. Mohapatra, A. Raghunathan, K. Roy, and S. Chakradhar, "Scalable Effort Hardware Design: Exploiting Algorithmic Resilience for Energy Efficiency," *IEEE/ACM Design Automation Conference*, Anaheim, California, June 2010.
579. N. Mojumder, S. Gupta, D. Nikonov, and K. Roy, "Spin Torques Estimation and Magnetization Dynamics in Dual Barrier Resonant Tunneling Penta-Layer Magnetic Tunnel Junctions," *2010 Device Research Conference*, pp. 93-94, June 21-23, 2010.
580. N. Mojumder, C. Augustine, and K. Roy, Self-Consistent Micro-Magnetic Simulation and Benchmarking of Different Spin-Torque Driven Magnetic Tunnel Junctions (MTJs), *IEEE University Government Industry Micro/Nano Symposium*, Purdue University, West Lafayette, Indiana, pp. 95-100, June 28-July1 2010.
581. Y. Gao, C. Augustine, D. E. Nikonov, K. Roy and M. Lundstrom, Realistic Spin-FET Performance Assessment for Reconfigurable Logic Circuits, *IEEE VLSI Technology Symposium*, 2010.
582. G. Karakonstantis, C. Augustine, K. Roy, "A Self-Consistent Model to Estimate NBTI Degradation and a On-Line Lifetime Enhancement Technique," *IEEE International On-Line Testing Symposium*, July 2010.
583. C. Augustine, X. Fong and K. Roy, Dual Ferroelectric Capacitor Architecture and its Application to TAG RAM, *ICICDT*, 2010.
584. G. Karakonstantis, G. Panagopoulos, K. Roy, "HERQULES: System Level Cross- Layer Design Exploration for Efficient Energy-Quality Trade-offs," *IEEE International Symposium on Low Power Design*, August, 2010.
585. H. Markandeya, G. Karakonstantis, K. Roy, "Low-Power Wavelet-Based Quasi- Averaging Algorithm and Architecture for Epileptic Seizure Detection," *IEEE International Symposium on Low Power Design*, August, 2010.

586. V. Gupta, G. Karakonstantis, D. Mohapatra, and K. Roy, "VEDA: Variation-aware Energy-efficient Discrete Wavelet Transform Architecture", *IEEE International Conference on Computer Design*, 2010.
587. F. Moradi, C. Augustine, A. Goel, G. Karakonstantis, D. Wisland, H. Mahmoodi, K. Roy, "Data-Dependent Sense-Amplifier Flip-Flop for Low Power Applications," *IEEE Custom Integrated Circuits Conference*, October, 2010.
588. C. Augustine, A. Raychowdhury, D. Somsekhar, J. Tschanz, K. Roy, and Vivek De, "Numerical Analysis of Typical STT-MTJ Stacks for 1T-1R Memory Arrays," *IEEE International Electron Devices Meeting (IEDM)*, 2010.
589. C.-H. Ho, C. Lu, D. Mohapatra, and K. Roy, "Variation-Tolerant and Self-Repair Design Methodology for Low Temperature Polycrystalline Silicon Liquid Crystal and Organic Light Emitting Diode Displays," *IEEE/ACM Asia and Soth Pacific Design Automation Conference*, Jan. 2011.
590. D. Mohapatra, V. Chippa, A. Raghunathan, and K. Roy, "Design of voltage-scalable meta-functions for approximate computing," *IEEE Design and Test in Europe (DATE)* 2011, pp. 1-6.
591. M. Alam, K. Roy, and C. Augustine, "Reliability- and Process-Variation Aware Design of Integrated Circuits A Broader Perspective," *International Reliability Physics Symposium*, May, 2011. **Invited Paper.**
592. D. Lee, S.-P. Park, A. Goel, and K. Roy, "Memory-based Embedded Digital ATE," *IEEE VLSI Test Symposium*, May 2011.
593. V. Chippa, A. Raghunathan, S. Chakradhar, and K. Roy, "Dynamic Effort Scaling: Managing the Quality-Efficiency Tradeoff," *ACM/IEEE Design Automation Conference*, June, 2011.
594. G. Karakonstantis, N. Bellas, and K. Roy, "Significance Driven Computation on Next-Generation Unreliable Platforms," *ACM/IEEE Design Automation Conference*, June, 2011.
595. E. Mungan and K. Roy, "2D Modeling and Optimization of Excimer Laser Annealed Thin Film Polysilicon Solar Cells," *37th Photovoltaic Specialists Conference*, June, 2011.
596. N. Majumder, Sumit Gupta, and K. Roy, "Dual Pillar Spin Transfer Torque MRAM with Tilted Magnetic Anisotropy for Fast & Error-free Switching," *Device Research Conference*, June, 2011.
597. G. Panagopolous, C. Augustine, and K. Roy, "Modeling of Dielectric Breakdown-Induced Time-Dependent STT-MRAM Performance Degradation," *Device Research Conference*, June, 2011.
598. B. Jung, K. Roy, S. Bhagavatula, and J. Lee, "Self-Healing Design In Deep Scaled CMOS Technologies," *IEEE Midwest Symposium on Circuits and Systems*, Seoul, Korea, August, 2010.
599. S.-P. Park, D. Lee, S. Kim, J. Kim, W. Griffin, and K. Roy, "Column-Selection-Enabled 8T SRAM Array with 1R/1W Multi-Port Operation for DVFS-Enabled Processors," *IEEE/ACM Symposium on Low Power Electronics and Design*, August, 2011.
600. V. Gupta, D. Mohapatra, A. Raghunathan, and K. Roy, "IMPACT: IMPrecise adders for low-power Approximate CompuTing," *IEEE/ACM Symposium on Low Power Electronics and Design*, August, 2011.
601. M. Sharad, S. K. Gupta, S. Raghunathan, P. Irazoqui, and K. Roy, "Ultra Low Power, LPF-Only DWT Architecture for an Epileptic Seizure Prosthesis Implant," *Subthreshold Microelectronics Conference*, MIT Lincoln Labs, 2011.
602. X. Fong, S. Gupta, N. Mojumder, H. Choday, and K. Roy, "A Hybrid Spin-Charge Mixed-Mode Simulator for Evaluating Different Genres of STT-MRAMs," *IEEE International Conference on Simulation of Semiconductor Processes and Devices (SISPAD 2011)*, Osaka, Japan, September 8-10, 2011.

603. R. Venkatesan, A. Agarwal, K. Roy, and A. Raghunathan, "MACACO: Modeling and Analysis of Circuits for Approximate Computing," *IEEE International Conference on Computer-Aided Design*, November 2011.
604. C. Augustine, A. Raychowdhury, B. Behin-Aein, J. Tschanz, V.K. De, and K. Roy, "Numerical Analysis of Domain Wall Propagation for Dense Memory Arrays," *IEEE Electron Devices Meeting (IEDM)*, December 2011.
605. S. Gupta, S. Choday, and K. Roy, "Exploration of Device-Circuit Interactions in FinFET-based Memories for Sub-15nm Technologies Using a Mixed Mode Quantum Simulation Framework: Atoms to Systems," *IEEE Electron Devices Meeting (IEDM)*, December 2011.
606. S. Gupta, S. Park, N. Mojumder, and K. Roy, "Layout-aware Optimization of STT MRAMs," *IEEE Design and Test in Europe (DATE)*, April 2012.
607. G. Panagopoulos, C. , and K. Roy, "A Framework for Simulating Hybrid MTJ/CMOS circuits: Atoms to System Approach," *IEEE Design and Test in Europe (DATE)*, April 2012, pp. 1443 - 1446.
608. S. Kim, W. Lok, S. Park, B. Jung, and K. Roy, "Poly-Si Thin film Transistors: Opportunities for Low-Cost RF Applications," International Conference on IC Design and Technology, Austin, Texas, April 2012.
609. M. Bubna, A. Goel, and K. Roy, "HBIST: An Approach towards Zero External Test Cost," *IEEE VLSI Test Symposium*, April 2012.
610. S. Park, S. Gupta, N. Mojumder, A. Raghunathan, and K. Roy, "Future Cache Design using STT MRAMs for Improved Energy Efficiency: Devices, Circuits, and Architecture," *ACM/IEEE Design Automation Conference*, June 2012.
611. M. Sharad, C. Augustine, G. Panagopoulos, and K. Roy, "Cognitive Computing with Spin-Based Neural Networks," *ACM/IEEE Design Automation Conference*, June 2012.
612. S. Venkataramani, A. Sabne, V. Kozhikkottu, K. Roy, and A. Raghunathan, "SALSA: Systematic Logic Synthesis of Approximate Circuits," *ACM/IEEE Design Automation Conference*, June 2012.
613. M. Sharad G. Panagopoulos, C. Augustine, and K. Roy, "NLSTT-MRAM: Robust Spin Transfer Torque MRAM using Non-Local Spin Injection for Write," *Device Research Conference*, June 2012.
614. G. Panagopoulos, C. Augustine, X. Fong, and K. Roy, "Exploring Variability and Reliability of Multi-Level STT-MRAM Cells," *Device Research Conference*, June 2012.
615. S. Gupta, J. Kulkarni, S. Datta, and K. Roy, "Dopant Straggle-free Heterojunction Intra-band Tunnel (HIBT) FETs with Low Drain-Induced Barrier Lowering/Thinning (DIBL/T) and Reduced Variation in Off Current," *Device Research Conference*, June 2012.
616. M. Sharad, G. Panagopoulos, and K. Roy, "Spin-Neuron for Ultra Low Power Computational Hardware," *Device Research Conference*, June 2012, **Invited Paper**.
617. M. Sharad G. Panagopoulos, C. Augustine, and K. Roy, "Ultra Low Energy Analog Image Processing Using Spin Based Neurons," *NANOARCH 8th ACM/IEEE International Symposium on Nanoscale Architectures*, July 2012, Amsterdam.
618. Y. Kim, S. Gupta, S. Park, G. Panagopoulos, and K. Roy, "Write-Optimized Reliable Design of STT MRAM," *ACM/IEEE International Symposium on Low Power Electronics and Design*, July-August, 2012, **Best paper nomination**.
619. D. Lee, S. Gupta, and K. Roy, "High-Performance Low-Energy STT MRAM Based on Balanced Write Scheme," *ACM/IEEE International Symposium on Low Power Electronics and Design*, July-August, 2012, *Best paper candidate*.

620. E. Mungan, L. Chao, V. Raghunathan, and K. Roy, "Modeling, Design and Cross-Layer Optimization of Polysilicon Solar Cell Based Micro-scale Energy Harvesting System," *ACM/IEEE International Symposium on Low Power Electronics and Design*, July-August, 2012.
621. R. Venkatesan, V. Kozhikkottu, C. Augustine, A. Raychowdhury, K. Roy, and A. Raghunathan, "TapeCache: A High Density, Energy Efficient Cache Based on Domain Wall Memory," *ACM/IEEE International Symposium on Low Power Electronics and Design*, July-August, 2012, **Best paper award**.
622. H. Markendeya, S. Raghunathan, P. Irazoqui, and K. Roy, "A Low-power Near-threshold Epileptic Seizure Detection Processor with Multiple Algorithm Programmability," *ACM/IEEE International Symposium on Low Power Electronics and Design*, July-August, 2012.
623. C.-H. Ho, G. Panagopoulos, and K. Roy, "Physical Model to Predict Grain Boundary Induced Vth Variation in Poly-Si TFTs," *International Conference on Simulation of Semiconductor Processes and Devices (SISPAD)*, September 2012.

PATENTS

1. S. Prasad and K. Roy, "Circuit Activity Driven Multilevel Logic Optimization for Low Power Reliable Operations," US Patent 5487017, January 23, 1996.
2. K. Roy and S. Prasad, "Circuit Activity Driven State Assignment of FSMs Implemented in CMOS for Low Power Reliable Operations," US Patent 5515292, May 7, 1996.
3. K. Roy and S. Nag, "Method of Segmenting an FPGA Channel Architecture for Maximum Routability and Performance," US Patent 5598343, January, 1997.
4. D. Somasekhar, K. Roy, and J. Sugisawa, "Differential Current Switch Logic Gate," US Patent 6014041, Jan. 11, 2000.
5. A. Keshavarzi, K. Roy, and V. De, "Multi Parameter Testing with Improved Sensitivity," US patent 672695, October 1, 2002.
6. J. Kim, R. Joshi, C. Chuang, and K. Roy, "Sense-Amplifier Based Adder with Source Follower Evaluation Tree," US patent 6789099, 2004.
7. J. Kim, R. Joshi, C. Chuang, and K. Roy, "Sense-amp Based Adder with Source Follower Pass-Gate Evaluation Tree," US patent 7,085,798 B2.
8. S. Mukhopadhyay, H. Mahmoodi, and K. Roy, "Sense Amplifier Circuit," US Patent 7,304,903, Dec. 2007.
9. S. Bhunia, H. Mahmoodi, A. Raychowdhury, S. Mukhopadhyay, and K. Roy, "Low Power Scan Design and Delay Fault Testing Technique Using First Level Supply Gating," US patent 7319343, 2008.
10. C. H. Kim, J. Kim, and K. Roy, "A Variation Tolerant SRAM Leakage Reduction Technique with Improved Read Stability," US Patent 7328413 B2, 2008.
11. S. Bhunia, N. Banerjee, H. Mahmoodi, Q. Chen, and K. Roy, "A Synthesis Approach for Active Leakage Power Reduction Using Dynamic Supply Gating," US Patent 7,454,738 B2, Nov. 2008.
12. S. Mukhopadhyay, H. Mahmoodi, and K. Roy, "Self-Repair Technique Using Delay and Leakage Monitoring for Nano-Scale SRAM," US Patent Number 7,508, 697, March 24, 2009.
13. Q. Chen, S. Bhunia, H. Mahmoodi, and K. Roy, "Apparatus and Methods for Determining Memory Device Faults," US Patent 7548473, June 2009.

14. J. Kulkarni and K. Roy, "Memory Cell with Built-In Process Variation Tolerance," US Patent Number 7,672,152 B1, March 2, 2010.
15. J. Kulkarni and K. Roy, "Static Random Access Memory Cell and Devices Using Same," US Patent Number 7,952,912, May 31, 2011.
16. K. Roy, V. Raghunathan, C. Lu, S. Park, "Efficient Power Conversion for Ultra Low Voltage Micro Scale Energy Transducer," US Patent Number 0260536 A1, October 27, 2011.
17. J. Kim and K. Roy, "Double Gate MOSFET Subthreshold Circuit for Ultralow Power Applications," US Patent Pending.
18. H. Mahmood, T. Cakici, S. Mukhopadhyay, and K. Roy, "Dynamic Logic Styles Using Independent Gate Control in Double-Gate SOI Technologies," US Patent Pending.
19. Q. Chen, H. Mahmoodi, S. Bhunia, and K. Roy, "Double Sensing Technique for Test Time Reduction in SRAM Read Stability Test," US Patent Pending.

SPECIAL ARTICLES OR REVIEWS

1. *Low Power Design*, An IEEE Design and Test Magazine Roundtable Discussions, IEEE Design & Test, Winter 1995, pp. 84-90.
2. *Industrial and University Test Research Collaboration*, An IEEE Design and Test Magazine Roundtable Discussions, IEEE Design & Test, March-April 2001, pp. 98-105.