## FROM LAST TIME...

## Computer Systems

- Why do Computer Systems matter?
- Boolean algebra
- Combinational logic

| B1 | B2 | $L$ |
| :---: | :---: | :---: |
| 0 | 0 | $\mathbf{0}$ |
| 0 | 1 | $\mathbf{0}$ |
| 1 | 0 | $\mathbf{1}$ |
| 1 | 1 | $\mathbf{0}$ |

$$
\begin{aligned}
& y=(B 1 \cdot B 2)+(B 1 \cdot \overline{B 2})+(\overline{B 1} \cdot B 2)+(\overline{B 1} \cdot \overline{B 2}) \\
& y=(B 1+B 2) \cdot(B 1+\overline{B 2}) \cdot(\overline{B 1}+B 2) \cdot(\overline{B 1}+\overline{B 2})
\end{aligned}
$$

## UNIT 3: COMBINATIONAL LOGIC



# DEVICE OPERATION CAN OFTEN BE DEFINED IN A TRUTH TABLE 

| Thermal <br> Sensor | Front <br> Sensor | Rear <br> Sensor | Drive <br> Motor | Drive <br> Direction |
| :---: | :---: | :---: | :---: | :---: |
| OFF | OFF | OFF | ON | FORWARD |
| OFF | OFF | ON | ON | FORWARD |
| OFF | ON | OFF | ON | REVERSE |
| OFF | ON | ON | OFF | DON'T CARE |
| ON | OFF | OFF | OFF | DON'T CARE |
| ON | OFF | ON | OFF | DON'T CARE |
| ON | ON | OFF | OFF | DON'T CARE |
| ON | ON | ON | OFF | DON'T CARE |

Approaches:

1. Black Box (hand off problem to somebody else's software/compiler)
2. Brute Force (write software or build circuitry that checks all conditions)
3. Reduce Logic (write less complex software or circuitry)

# SUM-OF-PRODUCTS AND PRODUCT-OFSUMS MAY NOT MINIMIZE COMPLEXITY 



Might there be a way to reduce the complexity in a systematic fashion?

## BOOLEAN LOGIC CAN BE SIMPLIFIED IN SEVERAL WAYS

## Why?

- Reduce number of gates and connections
- Limit propagation delays
- Make function logic more evident


## How?

- Boolean algebra (apply axioms and theorems)
- Karnaugh maps (graphical method)
- Quine-McCluskey method (deterministic algorithm)


# SIMPLIFICATION MAY BE INCLUDED IN ADVANCED DIGITAL SYSTEMS 

Modern synthesis code handles logic simplification for programmable devices. However, K-maps remain useful for minimizing circuitry when designing and building simple circuits.

## KARNAUGH MAPS PROVIDE A SIMPLE MINIMIZATION TECHNIQUE

- Graphical minimization technique for three to six variables
- Construct a table with adjacent boxes using Gray code
- Adjacency is established along interior and exterior boundaries

| Lock | B1 B2 |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | 00 | 01 | 11 | 10 |
| 00 | 0 | 1 | 1 | 1 |
| 01 | 1 | 1 | 1 | 0 |
| B3 B4 11 | 0 | 0 | 0 | 0 |
| 10 | 0 | 0 | 1 | 1 |

## EXAMPLE: GRAPHICAL MINIMIZATION

Example: A two button door lock

- A two button door lock with two possible unlock combinations:

| $B 1$ | $B 2$ | $L$ |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

- Adjacent 1's are collected
- Keep only terms that don't change for the final expression



## HOW TO EXTEND GRAPHICAL MINIMIZATION?

We want to add more variables...

- 3-variable map is three dimensional!
- Need to map 3-D maps to 2-D AND preserve adjacency
- Need a different way than the "natural" binary counting order


## GRAY CODE IS A DIFFERENT "COUNTING" SEQUENCE

| Decimal | Binary | Gray Code |
| :---: | :---: | :---: |
| 0 | 000 | 000 |
| 1 | 001 | 001 |
| 2 | 010 | 011 |
| 3 | 011 | 010 |
| 4 | 100 | 110 |
| 5 | 101 | 111 |
| 6 | 110 | 101 |
| 7 | 111 | 100 |

## MULTI-BIT CHANGES MAY CAUSE DATA PROBLEMS

" "Straight" binary counting - two transitions involve changing of both bits:

$$
00 \rightarrow \underbrace{01 \rightarrow 11}_{\begin{array}{c}
\text { Both bits } \\
\text { change } \\
\text { simultaneously }
\end{array}} \rightarrow 11
$$

- Depends on which bit changes first, the intermediate values will come from the following sequence:

$$
01 \rightarrow 00 \rightarrow 10 \quad \text { or } \quad 01 \rightarrow 11 \rightarrow 10
$$

- Alternative counting order:

$$
00 \rightarrow 01 \rightarrow 11 \rightarrow 10
$$

## REFLECTED GRAY CODE IS EASILY CREATED

## Reflect and prefix method

- Reflect down
- Prefix top half with o
- Prefix bottom half with 1

$$
\begin{array}{ccr}
n=1 & n=2 & n=3 \\
0 & \rightarrow 00 & 00 \rightarrow 000 \\
1 & 0 \rightarrow 01 & 01 \rightarrow 001 \\
& 11 \rightarrow 011 \\
& 0 \rightarrow 11 & 10 \rightarrow 010 \\
& & 10 \rightarrow 110 \\
& & 11 \rightarrow 111 \\
& & 01 \rightarrow 101 \\
& & 00 \rightarrow 100
\end{array}
$$

## REFLECTED GRAY CODE CAN BE CONVERTED BACK TO BINARY CODE

- The bits of an $n$-bit binary or Gray-code code word are numbered from right to left, from 0 to $n-1$
- Bit $i$ of a Gray-code word is 0 if bits $i$ and $i+1$ of the corresponding binary code word are the same, else bit $i$ is 1 . (When $i+1=n$, bit $n$ of the binary code is considered to be 0 .)

| Decimal <br> Number | Binary Code | Gray Code |
| :---: | :---: | :---: |
| 0 | 000 | 000 |
| 1 | 001 | 001 |
| 2 | 010 | 011 |
| 3 | 011 | 010 |
| 4 | 100 | 110 |
| 5 | 101 | 111 |
| 6 | 110 | 101 |
| 7 | 111 | 100 |

# ASYNCHRONOUS INPUTS MAY REQUIRE A HANDSHAKE PROTOCOL 



- Clocked I/O - All registers and memories are updated at either the rising edge or the falling edge of the clock signal and are ready to be read at the next transition of the clock signal
- Handshake - Protocol used to "broadcast" when output values are ready to be read


# NO SYNCHRONIZER IS NEEDED WITH REFLECTED GRAY CODE 

$$
00 \rightarrow 01 \rightarrow 11 \rightarrow 10
$$

- Input must go through all intermediate values to get from one value to another
- Reading at any time will give valid result
- If value is changing, result will be either the old or the new value; never a spurious value


## KARNAUGH MAPS PROVIDE A SIMPLE MINIMIZATION TECHNIQUE

- Graphical minimization technique for three to six variables
- Construct a table with adjacent boxes using Gray code
- Adjacency is established along interior and exterior boundaries

| Lock | B1 B2 |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | 00 | 01 | 11 | 10 |
| 00 | 0 | 1 | 1 | 1 |
| 01 | 1 | 1 | 1 | 0 |
| B3 B4 11 | 0 | 0 | 0 | 0 |
| 10 | 0 | 0 | 1 | 1 |

## K-MAPPING REDUCES ADJACENT

 PAIRS OF PAIRS

Truth Table

| B1 | B2 | B3 | L |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 |

- Both B1 and B3 change values while B2 remains fixed
- The result of the minimization is $L=B 2$


# KARNAUGH MAPS ARE EASILY EXTENDED TO 4 VARIABLES 

$$
\begin{aligned}
& L=(B 2 \cdot \overline{B 3})+(B 1 \cdot \overline{B 4}) \\
& +(\overline{B 1} \cdot \overline{B 3} \cdot B 4)
\end{aligned}
$$

- Can be extended to 6 variables using multiple tables.
- Beyond 6 variables, other minimization methods must be used.


## IMPOSSIBLE INPUT CONDITIONS CALLED "DON'T CARES"

"Don't Care" conditions can be used for:

- Error Checking
- Illegal or impossible input conditions can generate additional outputs to signal potential malfunction
- Circuit Minimization
- Cells corresponding to don’t care inputs can be set to either 1 or 0 in such a way that the size of the design grouping is increased


## WITHOUT A DON’T CARE STATE, MINIMIZATION IS LIMITED

| $L=(B 2 \cdot \overline{B 3})+(B 1 \cdot \overline{B 4})$ | Lock | B1 B2 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 00 | 01 | 11 | 10 |
|  | 00 | 0 | 1 | 1 | 1 |
|  | 01 | 1 | 1 | 1 | 0 |
| $+(\overline{B 1} \cdot \overline{B 3} \cdot B 4)$ | B3 B4 11 | 0 | 0 | 0 | 0 |
|  | 10 | 0 | 0 | 1 | 1 |

## ADDITIONAL MINIMIZATION IS POSSIBLE WITH "DON'T CARE"

$$
\begin{aligned}
L= & (B 2 \cdot \overline{B 3})+(B 1 \cdot \overline{B 4}) \\
& +(\overline{B 1} \cdot \overline{B 3})
\end{aligned}
$$

| Lock | B1 B2 |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | 00 | 01 | 11 | 10 |
| 00 | X | 1 | 1 | 1 |
| 01 | 1 | 1 | 1 | 0 |
| B3 B4 11 | 0 | 0 | 0 | 0 |
| 10 | 0 | 0 | 1 | 1 |

## EXAMPLE: THREE BUTTON DOOR LOCK

```
Recall
ll}x\cdoty+x\cdot\overline{y}=x\cdot(y+\overline{y})=
```

K-Map

| Lock | B1 B2 |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | 00 | 01 | 11 | 10 |
| 0 | 0 | 1 | 1 | 0 |
| B3 | 1 | 0 | 1 | 1 |

Truth Table

| B1 | B2 | B3 | L |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 |

$$
\begin{gathered}
y=\begin{array}{|c}
(\overline{B 1} \cdot B 2 \cdot \overline{B 3})+(B 1 \cdot B 2 \cdot \overline{B 3})+(B 1 \cdot B 2 \cdot B 3)+(B 1 \cdot \overline{B 2} \cdot B 3) \\
y
\end{array}+(\overline{B 1} \cdot \overline{B 2} \cdot B 3) \\
y=(B 2 \cdot \overline{B 3})+(B 1 \cdot B 3)+(\overline{B 2} \cdot B 3)
\end{gathered}
$$

## eXAMPLE: ROBOT OPERATION

| Thermal <br> Sensor | Front <br> Sensor | Rear <br> Sensor | Drive <br> Motor | Drive <br> Direction |
| :---: | :---: | :---: | :---: | :---: |
| OFF | OFF | OFF | ON | FORWARD |
| OFF | OFF | ON | ON | FORWARD |
| OFF | ON | OFF | ON | REVERSE |
| OFF | ON | ON | OFF | DON'T CARE |
| ON | OFF | OFF | OFF | DON'T CARE |
| ON | OFF | ON | OFF | DON'T CARE |
| ON | ON | OFF | OFF | DON'T CARE |
| ON | ON | ON | OFF | DON'T CARE |

$$
\begin{gathered}
\mathrm{ON}=1, \mathrm{OFF}=0 \\
\text { FORWARD }=1, \text { REVERSE }=0 \\
\text { DON'T CARE }=x
\end{gathered}
$$

When drive motor is off, the drive direction is irrelevant!

## eXAMPLE: ROBOT OPERATION

| TS | FS | RS | DM | DD |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | X |
| 1 | 0 | 0 | 0 | X |
| 1 | 0 | 1 | 0 | X |
| 1 | 1 | 0 | 0 | X |
| 1 | 1 | 1 | 0 | X |

$O N=1, O F F=0$
FORWARD $=1$, REVERSE $=0$
DON'T CARE $=X$

## eXAMPLE: ROBOT OPERATION

| DM |  |  | FS RS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 00 | 01 | 11 | 10 |
| TS | 0 | 1 | 1 | 0 | 1 |
|  | 1 | 0 | 0 | 0 | 0 |
|  | $D M=(\overline{T S} \cdot \overline{R S})+(\overline{T S} \cdot \overline{F S})$ |  |  |  |  |
| DD |  |  | FS RS |  |  |
|  |  | 00 | 01 | 11 | 10 |
| TS | 0 | 1 | 0 | X | X |
|  |  | 1 | X | X | X |
| $D D=\overline{F S}$ |  |  |  |  |  |

DD

| TS | FS | RS | DM | DD |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | $X$ |
| 1 | 0 | 0 | 0 | $X$ |
| 1 | 0 | 1 | 0 | $X$ |
| 1 | 1 | 0 | 0 | $X$ |
| 1 | 1 | 1 | 0 | $X$ |

# NON-REDUCIBLE MAPS CAN SOMETIMES BE SIMPLIFIED 

- Door Lock example (alternate combination)

- Diagonal patterns indicate an XOR relationship:

$$
L=B 1 \oplus B 2
$$

## PHYSICAL REALIZATION OF COMBINATIONAL LOGIC

- Because of digital quantization, relatively easy to implement combinational logic
- Circuits are "almost exact" representations of the mathematics (Boolean algebra)


## PSEUDO CIRCUITS ARE A FIRST STEP INTO CIRCUIT DESIGN

- Convert Boolean equations into logic block diagrams
- Very close to actual circuit elements
- Standard symbols:

- NAND gate is NOT(AND): $\quad$ NAND $=\overline{(x \cdot y \cdot \ldots)}$
- NOR gate is NOT(OR): $\quad$ NOR $=\overline{(x+y+\cdots)}$
- NAND and NOR are the most common gates (as a result of how semiconductor logic gates are constructed with transistors)


# PSEUDO CIRCUITS PRESENT BOOLEAN LOGIC AS A SCHEMATIC 

Door lock example:

- Boolean Equation: $L=B 1 \cdot \overline{B 2}=\overline{(\overline{B 1}+B 2)}$
- Pseudo Circuit:

- Convert to NAND/NOR form:



## REAL DEVICES HAVE PROPAGATION DELAYS



- Propagation delay has minimal impact for combinational (Boolean) logic circuits
- Propagation delay is very important when the combinational logic becomes the part of a sequential logic system


## GLITCHES ARE SPURIOUS SIGNALS GENERATED AS INPUTS CHANGE

Example:

|  | Lock |  |  |  |  |  |  | $B 1 B 2$ |  |  |  |  |
| ---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $L=$ | $(\overline{B 1} \cdot \overline{B 3} \cdot B 4)$ |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | $+(B 2 \cdot \overline{B 3})$ |  |  |  |  |  |  |  |  |  |  |  |

## GLITCHES ARE SPURIOUS SIGNALS GENERATED AS INPUTS CHANGE

## Example:

| $L=(\overline{B 1} \cdot \overline{B 3} \cdot B 4)$ | Lock | B1 B2 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 00 | 01 | 11 | 10 |
|  | 00 | 0 | 1 | 1 | 0 |
|  | 01 | 1 | 1 | 1 | 0 |
| $+(B 2 \cdot \overline{B 3})$ | B3 B4 11 | 0 | 0 | 1 | 1 |
| $+(B 1 \cdot B 3 \cdot B 4)$ | 10 | 0 | 0 | 0 | 0 |



/B1•/B3•B4 $\qquad$
B2•/B3 $\qquad$
B1•B3•B4
Lock


## GLITCHES ARE SPURIOUS SIGNALS GENERATED AS INPUTS CHANGE

## Example:

|  | Lock |  |  |  |  |  |  | $B 1 B 2$ |  |  |  |  |
| ---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  |  |
| $=$ | $(\overline{B 1} \cdot \overline{B 3} \cdot B 4)$ |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | $+(B 2 \cdot \overline{B 3})$ |  |  |  |  |  |  |  |  |  |  |  |


/B1•/B3•B4 $\qquad$


## GLITCHES ARE SPURIOUS SIGNALS GENERATED AS INPUTS CHANGE

## Example:

|  | Lock |  |  |  |  |  |  | $B 1 B 2$ |  |  |  |  |
| ---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  |  |
| $=$ | $(\overline{B 1} \cdot \overline{B 3} \cdot B 4)$ |  |  |  |  |  |  |  |  |  |  |  |
|  | $+(B 2 \cdot \overline{B 3})$ |  |  |  |  |  |  |  |  |  |  |  |



## GLITCHES ARE SPURIOUS SIGNALS GENERATED AS INPUTS CHANGE

## Example:

|  | Lock |  |  |  |  |  |  | $B 1 B 2$ |  |  |  |  |
| ---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  |  |
| $=$ | $(\overline{B 1} \cdot \overline{B 3} \cdot B 4)$ |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | $+(B 2 \cdot \overline{B 3})$ |  |  |  |  |  |  |  |  |  |  |  |



## GLITCHES ARE SPURIOUS SIGNALS GENERATED AS INPUTS CHANGE

## Example:

| $L=(\overline{B 1} \cdot \overline{B 3} \cdot B 4)$ | Lock | B1 B2 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 00 | 01 | 11 | 10 |
|  | 00 | 0 | 1 | 1 | 0 |
|  | 01 | 1 | 1 | 1 | 0 |
| $+(B 2 \cdot \overline{B 3})$ | B3 B4 11 | 0 | 0 | 1 | 1 |
| $+(B 1 \cdot B 3 \cdot B 4)$ | 10 | 0 | 0 | 0 | 0 |



## HAZARDS (GLITCHES)

If device connected to output is static (its output depends only on the current value of the input), an input glitch will show up as an output glitch

- May not cause series problem, since glitches are usually very short.
- Low pass filtering devices (e.g., motors...) will filter out the glitches.
$\Rightarrow$ Usually will not cause problem...


## HAZARDS (GLITCHES)

If device connected to the output is dynamic (sequential), it may respond to the momentary change, if the change is long enough to switch one of its inputs

- A counter might respond to the glitch and increment its count

Remedy - "De-minimize" the circuit in a controlled manner, by introducing additional terms to cover the transition

- All transitions between adjacent boxes should take place under a common term - there is always one term that does not change during the transition


## DEMINIMIZE THE PRIOR EXAMPLE

Previous example:

$$
\begin{aligned}
L= & (\overline{B 1} \cdot \overline{B 3} \cdot B 4) \\
& +(B 2 \cdot \overline{B 3}) \\
& +(B 1 \cdot B 3 \cdot B 4) \\
& +(B 1 \cdot B 2 \cdot B 4)
\end{aligned}
$$

| Lock | B1 B2 |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | 00 | 01 | 11 | 10 |
| 00 | 0 | 1 | 1 | 0 |
| 01 | 1 | 1 | (1) | 0 |
| B3 B4 11 | 0 | 0 | 1 | 1 |
| 10 | 0 | 0 | 0 | 0 |



## COMING UP...

- Implementing combinational logic
- Sequential logic
- Finite State Machines (FSM)

