

**PURDUE UNIVERSITY**  
REQUEST FOR ADDITION, EXPIRATION,  
OR REVISION OF AN UNDERGRADUATE COURSE  
(10000-40000 LEVEL)



EFD 51-11

DEPARTMENT School of Electrical and Computer Engineering (EFD 51-11) EFFECTIVE SESSION Spring 2012

INSTRUCTIONS: Please check the items below which describe the purpose of this request.

- |   |   |
|---|---|
| <input checked="" type="checkbox"/> 1. New course with supporting documents | <input type="checkbox"/> 7. Change in course attributes (department head signature only)  |
| <input type="checkbox"/> 2. Add existing course offered at another campus   | <input type="checkbox"/> 8. Change in instructional hours                                 |
| <input type="checkbox"/> 3. Expiration of a course                          | <input type="checkbox"/> 9. Change in course description                                  |
| <input type="checkbox"/> 4. Change in course number                         | <input type="checkbox"/> 10. Change in course requisites                                  |
| <input type="checkbox"/> 5. Change in course title                          | <input type="checkbox"/> 11. Change in semesters offered (department head signature only) |
| <input type="checkbox"/> 6. Change in course credit/type                    | <input type="checkbox"/> 12. Transfer from one department to another                      |

|  |   |  |
|--|---|--|
| <b>PROPOSED:</b><br>Subject Abbreviation <u>ECE</u><br>Course Number <u>41438</u><br>Long Title <u>ASIC Fab and Test II</u><br>Short Title <u>ASIC Fab and Test II</u> | <b>EXISTING:</b><br>Subject Abbreviation _____<br>Course Number _____ | <b>TERMS OFFERED</b><br>Check All That Apply:<br><input type="checkbox"/> Summer <input type="checkbox"/> Fall <input checked="" type="checkbox"/> Spring  |
| Abbreviated title will be entered by the Office of the Registrar if omitted. (30 CHARACTERS ONLY)  |   | <b>CAMPUS(ES) INVOLVED</b><br><input type="checkbox"/> Calumet <input type="checkbox"/> N. Central<br><input type="checkbox"/> Cont Ed <input type="checkbox"/> Tech Statewide<br><input type="checkbox"/> Ft. Wayne <input checked="" type="checkbox"/> W. Lafayette<br><input type="checkbox"/> Indianapolis |

|  |   |
|--|---|
| <b>CREDIT TYPE</b><br>1. Fixed Credit: Cr. Hrs. <u>2</u><br>2. Variable Credit Range:<br>Minimum Cr. Hrs. _____<br>(Check One) To <input type="checkbox"/> Or <input type="checkbox"/><br>Maximum Cr. Hrs. _____<br>3. Equivalent Credit: Yes <input type="checkbox"/> No <input type="checkbox"/> | <b>COURSE ATTRIBUTES: Check All That Apply</b><br>1. Pass/Not Pass Only <input type="checkbox"/><br>2. Satisfactory/Unsatisfactory Only <input type="checkbox"/><br>3. Repeatable <input type="checkbox"/><br>Maximum Repeatable Credit: _____<br>4. Credit by Examination <input type="checkbox"/><br>5. Special Fees <input type="checkbox"/><br>6. Registration Approval Type<br>Department <input checked="" type="checkbox"/> Instructor <input type="checkbox"/><br>7. Variable Title <input type="checkbox"/><br>8. Honors <input type="checkbox"/><br>9. Full Time Privilege <input type="checkbox"/><br>10. Off Campus Experience <input type="checkbox"/> |
|--|---|

| ScheduleType | Minutes Per Mtg | Meetings Per Week | Weeks Offered | % of Credit Allocated |
|--------------|-----------------|-------------------|---------------|-----------------------|
| Lecture      | 50              | 1                 | 16            |                       |
| Recitation   |                 |                   |               |                       |
| Presentation |                 |                   |               |                       |
| Laboratory   | 100             | 2                 | 16            |                       |
| Lab Prep     |                 |                   |               |                       |
| Studio       |                 |                   |               |                       |
| Distance     |                 |                   |               |                       |
| Clinic       |                 |                   |               |                       |
| Experiential |                 |                   |               |                       |
| Research     |                 |                   |               |                       |
| Ind. Study   |                 |                   |               |                       |
| Pract/Observ |                 |                   |               |                       |

Cross-Listed Courses

2011 NOV 18 AM 9:42  
RECEIVED  
OFFICE OF THE REGISTRAR

**COURSE DESCRIPTION (INCLUDE REQUISITES/RESTRICTIONS):**  
See attached.

**\*COURSE LEARNING OUTCOMES:**  
See attached.

|   |   |
|---|---|
| Calumet Department Head _____ Date _____        | Calumet School Dean _____ Date _____                                      |
| Fort Wayne Department Head _____ Date _____     | Fort Wayne School Dean _____ Date _____                                   |
| Indianapolis Department Head _____ Date _____   | Indianapolis School Dean _____ Date _____                                 |
| North Central Department Head _____ Date _____  | North Central Chancellor _____ Date _____                                 |
| West Lafayette Department Head _____ Date _____ | West Lafayette College/School Dean _____ Date _____                       |
|   | West Lafayette Registrar <u>Sandra Schaffer</u> 11/23/11 _____ Date _____ |

US  
11/21/11



## School of Electrical and Computer Engineering (EFD 51-11 )

### Description:

The second semester of a two-semester sequence to give teams of 3 to 6 students the experience of designing an ASIC, having the chip fabricated, and testing it. The team of students will develop requirements for a design, prepare the design using VHDL, Verilog, or schematic entry tools, create and use test benches to functionally verify the design, use automated tools to prepare a circuit layout, verify the final layout, submit the layout for fabrication, prepare a physical test bed, test or demonstrate the chip, and document all aspects of the design and test results.

**Prerequisite:** ECE 41437 and Departmental Approval

**Restrictions:** Must be enrolled in the School of Electrical and Computer Engineering

### Course Learning Outcomes:

*A student who successfully fulfills the course requirements will have demonstrated:*

- i. Create testbenches and verify the functionality of the design in source code after logic synthesis and after layout. [4; e,k]
- ii. Create an ASIC layout that is verified and ready for fabrication.. [3; c,k]
- iii. Design, implement, and use a hardware testbed for verification of functionality and performance of the chip after fabrication. Use a reconfigurable logic prototype for early testing and in lieu of a fabricated custom IC if necessary.. [4; c,e,k]
- iv. Communicate effectively by means of an oral presentation of the project either to students in another course or at a technical conference.. [6; g]
- v. Communicate effectively in writing by means of a collective technical report on the project and individual reports on how each outcome was satisfied.. [6; g]




**TO:** The Faculty of the College of Engineering  
**FROM:** The Faculty of the School of Electrical and Computer Engineering  
**RE:** New Undergraduate Courses: ECE 41437 ASIC Fabrication and Test I and ECE 41438 ASIC Fabrication and Test II

The faculty of the School of Electrical and Computer Engineering has approved the following new courses. This action is now submitted to the Engineering Faculty with a recommendation for approval.

**ECE 41437 ASIC Fabrication and Test I**  
Sem. Fall, Cr. 2, Lecture 1, Lab 1  
**Prerequisites:** ECE 33700 and Departmental Approval  
**Restrictions:** Must be enrolled in the School of Electrical and Computer Engineering  
**Description:** The first semester of a two-semester sequence to give teams of 3 to 6 students the experience of designing an ASIC (Application Specific Integrated Circuit), having the chip fabricated, and testing it. The team of students will develop requirements for a design, prepare the design using VHDL ((VHSIC (very high speed integrated circuit) Hardware Description Language)), Verilog, or schematic entry tools, create and use test benches to functionally verify the design, use automated tools to prepare a circuit layout, verify the final layout, submit the layout for fabrication, prepare a physical test bed, test or demonstrate the chip, and document all aspects of the design and test results.

**ECE 41438 ASIC Fabrication and Test II**  
Sem. Spring, Cr. 2, Lecture 1, Lab 1  
**Prerequisites:** ECE 41437 and Departmental Approval  
**Restrictions:** Must be enrolled in the School of Electrical and Computer Engineering  
**Description:** The second semester of a two-semester sequence to give teams of 3 to 6 students the experience of designing an ASIC (Application Specific Integrated Circuit), having the chip fabricated, and testing it. The team of students will develop requirements for a design, prepare the design using VHDL ((VHSIC (very high speed integrated circuit) Hardware Description Language)), Verilog, or schematic entry tools, create and use test benches to functionally verify the design, use automated tools to prepare a circuit layout, verify the final layout, submit the layout for fabrication, prepare a physical test bed, test or demonstrate the chip, and document all aspects of the design and test results.

**Reason:** This course allows students to gain practical experience with the design and testing of an ASIC (Application Specific Integrated Circuit) using industry standard tools. In addition, formalizing the course with a permanent number is needed to sustain industrial support for the course. The courses have previously been offered experimentally as ECE 49500 in Fall 2006, Spring 2007, Fall 2007, Spring 2008, Fall 2008, Spring 2009, Fall 2009, Spring 2010, and Fall 2010, Spring 2011 with an average enrollment of 3 for each course.

  
on behalf of V. Balakrishnan, Head

APPROVED FOR THE FACULTY  
OF THE SCHOOLS OF ENGINEERING  
BY THE ENGINEERING  
CURRICULUM COMMITTEE

ECC Minutes     #5      
Date     10/17/11      
Chairman ECC     R. Cipra



# ECE 41438 - ASIC Fabrication and Test II

Lecture Hours: 1.0 Lab Hours: 1.0 Credits: 2.0

**Requisites:**

ECE 41437 and Departmental Approval.

**Catalog Description:**

The second semester of a two-semester sequence to give teams of 3 to 6 students the experience of designing an ASIC (Application Specific Integrated Circuit), having the chip fabricated, and testing it. The team of students will develop requirements for a design, prepare the design using VHDL ((VHSIC (very high speed integrated circuit) Hardware Description Language)), Verilog, or schematic entry tools, create and use test benches to functionally verify the design, use automated tools to prepare a circuit layout, verify the final layout, submit the layout for fabrication, prepare a physical test bed, test or demonstrate the chip, and document all aspects of the design and test results. In the event that chip fabrication is unavailable, a reconfigurable logic based prototype may be tested instead. The instructor will meet weekly with each design team to monitor progress, explain new concepts, and guide the team in satisfying all course outcomes.

**Supplemental Information:**

In the event that chip fabrication is unavailable, a reconfigurable logic based prototype may be tested instead. The instructor will meet weekly with each design team to monitor progress, explain new concepts, and guide the team in satisfying all course outcomes.

**Required Text(s):** None.

**Recommended Text(s):**

1. *VHDL for Logic Synthesis*, 2nd Edition, Andrew Rushton, John Wiley & Sons, 1998, ISBN No. 047198325x.

**Course Outcomes:**

*A student who successfully fulfills the course requirements will have demonstrated:*

- i. Create testbenches and verify the functionality of the design in source code after logic synthesis and after layout. [4; e,k]
- ii. Create an ASIC layout that is verified and ready for fabrication.. [3; c,k]
- iii. Design, implement, and use a hardware testbed for verification of functionality and performance of the chip after fabrication. Use a reconfigurable logic prototype for early testing and in lieu of a fabricated custom IC if necessary.. [4; c,e,k]
- iv. Communicate effectively by means of an oral presentation of the project either to students in another course or at a technical conference.. [6; g]
- v. Communicate effectively in writing by means of a collective technical report on the project and individual reports on how each outcome was satisfied.. [6; g]





**TO:** The Faculty of the College of Engineering

**FROM:** The Faculty of the School of Electrical and Computer Engineering


**RE:** New Undergraduate Courses: ECE 41437 ASIC Fabrication and Test I and ECE 41438 ASIC Fabrication and Test II

The faculty of the School of Electrical and Computer Engineering has approved the following new courses. This action is now submitted to the Engineering Faculty with a recommendation for approval.

**ECE 41437 ASIC Fabrication and Test I**  
Sem. Fall, Cr. 2, Lecture 1, Lab 1  
**Prerequisites:** ECE 33700 and Departmental Approval  
**Restrictions:** Must be enrolled in the School of Electrical and Computer Engineering  
**Description:** The first semester of a two-semester sequence to give teams of 3 to 6 students the experience of designing an ASIC (Application Specific Integrated Circuit), having the chip fabricated, and testing it. The team of students will develop requirements for a design, prepare the design using VHDL ((VHSIC (very high speed integrated circuit) Hardware Description Language)), Verilog, or schematic entry tools, create and use test benches to functionally verify the design, use automated tools to prepare a circuit layout, verify the final layout, submit the layout for fabrication, prepare a physical test bed, test or demonstrate the chip, and document all aspects of the design and test results.

**ECE 41438 ASIC Fabrication and Test II**  
Sem. Spring, Cr. 2, Lecture 1, Lab 1  
**Prerequisites:** ECE 41437 and Departmental Approval  
**Restrictions:** Must be enrolled in the School of Electrical and Computer Engineering  
**Description:** The second semester of a two-semester sequence to give teams of 3 to 6 students the experience of designing an ASIC (Application Specific Integrated Circuit), having the chip fabricated, and testing it. The team of students will develop requirements for a design, prepare the design using VHDL ((VHSIC (very high speed integrated circuit) Hardware Description Language)), Verilog, or schematic entry tools, create and use test benches to functionally verify the design, use automated tools to prepare a circuit layout, verify the final layout, submit the layout for fabrication, prepare a physical test bed, test or demonstrate the chip, and document all aspects of the design and test results.

**Reason:** This course allows students to gain practical experience with the design and testing of an ASIC (Application Specific Integrated Circuit) using industry standard tools. In addition, formalizing the course with a permanent number is needed to sustain industrial support for the course. The courses have previously been offered experimentally as ECE 49500 in Fall 2006, Spring 2007, Fall 2007, Spring 2008, Fall 2008, Spring 2009, Fall 2009, Spring 2010, and Fall 2010, Spring 2011 with an average enrollment of 3 for each course.

  
on behalf of V. Balakrishnan, Head

APPROVED FOR THE FACULTY  
OF THE SCHOOLS OF ENGINEERING  
BY THE ENGINEERING  
CURRICULUM COMMITTEE

ECC Minutes     #5      
Date     10/17/11      
Chairman ECC     R. Cipra



**Assessment Method for Course Outcomes:** Any completed outcomes (1-7) will be assessed through evaluation of each students outcome completion report (described in outcome 8), corroborated by instructor observation during the semester, and by an end of semester interview. Outcome 8 will be assessed grading of the collective technical report and the individual outcome completion report.

**Lab Outline:**

**Lab      Activity**

NOTE: Exact schedule is determined based on status of project at the end of the prior semester. It also depends on the schedule of the fabrication vendor. Week 1 will prepare complete ASIC layout (if not completed in semester1)

- 1      Verify functionality and manufacturability of the layout (if not completed in semester 1)
  - 2      Submit design for Fabrication (if fabrication is possible)
  - 3-12    Design and implement a hardware testbed
  - 5-14    Test functionality and performance of ASIC and/or reconfigurable logic implementation
  - 13-15   Prepare a testing report to be submitted to the organization that provided funds or wafer space for fabrication of the design (if fabrication is possible)
  - 4-12    Prepare a paper and/or poster for submission to selected engineering education conference. If conference presentation isn't possible, give presentation to another ECE course.
  - 13-15   Final Report
- Final Exam Week. End of semester interview.

**Engineering Design Content:**

- Analysis
- Construction
- Testing
- Evaluation

**Engineering Design Consideration(s):**

Manufacturability



## School of Electrical and Computer Engineering (EFD 51-11)

### Description:

The first semester of a two-semester sequence to give teams of 3 to 6 students the experience of designing an ASIC (Application Specific Integrated Circuit), having the chip fabricated, and testing it. The team of students will develop requirements for a design, prepare the design using VHDL ((VHSIC (very high speed integrated circuit) Hardware Description Language)), Verilog, or schematic entry tools, create and use test benches to functionally verify the design, use automated tools to prepare a circuit layout, verify the final layout, submit the layout for fabrication, prepare a physical test bed, test or demonstrate the chip, and document all aspects of the design and test results.

**Prerequisite:** ECE 33700 and Departmental Approval

**Restrictions:** Must be enrolled in the School of Electrical and Computer Engineering

### Course Learning Outcomes:

*A student who successfully fulfills the course requirements will have demonstrated:*

- i. Explain critical steps in the preparation of an ASIC design for fabrication and the tools required to perform these steps: functional verification, logic synthesis, physical layout, physical verification, and timing verification. (ALL individually). [3; k]
- ii. an ability to use advanced ASIC design software for at least 2 of the following: functional verification, logic synthesis, physical layout, physical verification, and timing verification. Create or use scripts to automate repetitive aspects of the process. [3; k]
- iii. an ability to define functional and physical requirements for an ASIC design of the team's choosing. [4; c,e]
- iv. an ability to define a circuit architecture that can be expected meet functional requirements subject to performance and area constraints. [4; c,e]
- v. an ability to estimate speed, throughput, and expected circuit area to ensure that constraints are satisfied.. [4; c]
- vi. an ability to create testbenches and verify the functionality of the design in source code, and after logic synthesis.. [4; e,k]
- vii. an ability to communicate effectively in writing by means of a collective technical report on the project and individual reports on how each outcome was satisfied.. [6; g]



## School of Electrical and Computer Engineering (EFD 51-11 )

### Description:

The second semester of a two-semester sequence to give teams of 3 to 6 students the experience of designing an ASIC (Application Specific Integrated Circuit), having the chip fabricated, and testing it. The team of students will develop requirements for a design, prepare the design using VHDL ((VHSIC (very high speed integrated circuit) Hardware Description Language)), Verilog, or schematic entry tools, create and use test benches to functionally verify the design, use automated tools to prepare a circuit layout, verify the final layout, submit the layout for fabrication, prepare a physical test bed, test or demonstrate the chip, and document all aspects of the design and test results.

**Prerequisite:** ECE 41437 and Departmental Approval

**Restrictions:** Must be enrolled in the School of Electrical and Computer Engineering

### Course Learning Outcomes:

*A student who successfully fulfills the course requirements will have demonstrated:*

- i. Create testbenches and verify the functionality of the design in source code after logic synthesis and after layout. [4; e,k]
- ii. Create an ASIC layout that is verified and ready for fabrication.. [3; c,k]
- iii. Design, implement, and use a hardware testbed for verification of functionality and performance of the chip after fabrication. Use a reconfigurable logic prototype for early testing and in lieu of a fabricated custom IC if necessary.. [4; c,e,k]
- iv. Communicate effectively by means of an oral presentation of the project either to students in another course or at a technical conference.. [6; g]
- v. Communicate effectively in writing by means of a collective technical report on the project and individual reports on how each outcome was satisfied.. [6; g]





**PURDUE UNIVERSITY**  
REQUEST FOR ADDITION, EXPIRATION,  
OR REVISION OF AN UNDERGRADUATE COURSE  
(10000-40000 LEVEL)



EFD 51-11

DEPARTMENT School of Electrical and Computer Engineering (EFD 51-11) EFFECTIVE SESSION Fall 2011 (201220)

INSTRUCTIONS: Please check the items below which describe the purpose of this request.

- |   |   |
|---|---|
| <input checked="" type="checkbox"/> 1. New course with supporting documents | <input type="checkbox"/> 7. Change in course attributes (department head signature only)  |
| <input type="checkbox"/> 2. Add existing course offered at another campus   | <input type="checkbox"/> 8. Change in instructional hours                                 |
| <input type="checkbox"/> 3. Expiration of a course                          | <input type="checkbox"/> 9. Change in course description                                  |
| <input type="checkbox"/> 4. Change in course number                         | <input type="checkbox"/> 10. Change in course requisites                                  |
| <input type="checkbox"/> 5. Change in course title                          | <input type="checkbox"/> 11. Change in semesters offered (department head signature only) |
| <input type="checkbox"/> 6. Change in course credit/type                    | <input type="checkbox"/> 12. Transfer from one department to another                      |

**PROPOSED:**

Subject Abbreviation ECE

Course Number 41437

Long Title ASIC Fab and Test I

Short Title ASIC Fab and Test I

**EXISTING:**

Subject Abbreviation \_\_\_\_\_

Course Number \_\_\_\_\_

**TERMS OFFERED**

Check All That Apply:

- Summer  Fall  Spring

**CAMPUS(ES) INVOLVED**

- Calumet  N. Central  
 Cont Ed  Tech Statewide  
 Ft. Wayne  W. Lafayette  
 Indianapolis

Abbreviated title will be entered by the Office of the Registrar if omitted. (30 CHARACTERS ONLY)

**CREDIT TYPE**

1. Fixed Credit: Cr. Hrs. 2
2. Variable Credit Range:  
Minimum Cr. Hrs. \_\_\_\_\_  
(Check One) To  Or   
Maximum Cr. Hrs. \_\_\_\_\_
3. Equivalent Credit: Yes  No

**COURSE ATTRIBUTES: Check All That Apply**

1. Pass/Not Pass Only
2. Satisfactory/Unsatisfactory Only
3. Repeatable
- Maximum Repeatable Credit:
4. Credit by Examination
5. Special Fees
6. Registration Approval Type  
Department  Instructor
7. Variable Title
8. Honors
9. Full Time Privilege
10. Off Campus Experience

| Schedule Type | Minutes Per Mtg | Meetings Per Week | Weeks Offered | % of Credit Allocated |
|---------------|-----------------|-------------------|---------------|-----------------------|
| Lecture       | 50              | 1                 | 16            |                       |
| Recitation    |                 |                   |               |                       |
| Presentation  |                 |                   |               |                       |
| Laboratory    | 100             | 2                 | 16            |                       |
| Lab Prep      |                 |                   |               |                       |
| Studio        |                 |                   |               |                       |
| Distance      |                 |                   |               |                       |
| Clinic        |                 |                   |               |                       |
| Experiential  |                 |                   |               |                       |
| Research      |                 |                   |               |                       |
| Ind. Study    |                 |                   |               |                       |
| Pract/Observ  |                 |                   |               |                       |

Cross-Listed Courses  
 RECEIVED  
 OCT 26 AM 10:15  
 OFFICE OF THE REGISTRAR

**COURSE DESCRIPTION (INCLUDE REQUISITES/RESTRICTIONS):**

See attached.

**\*COURSE LEARNING OUTCOMES:**

See attached.

|                                      |                     |  |                      |
|--------------------------------------|---------------------|--|----------------------|
| Calumet Department Head _____        | Date _____          | Calumet School Dean _____                | Date _____           |
| Fort Wayne Department Head _____     | Date _____          | Fort Wayne School Dean _____             | Date _____           |
| Indianapolis Department Head _____   | Date _____          | Indianapolis School Dean _____           | Date _____           |
| North Central Department Head _____  | Date _____          | North Central Chancellor _____           | Date _____           |
| West Lafayette Department Head _____ | Date <u>8/25/11</u> | West Lafayette College/School Dean _____ | Date <u>10/24/11</u> |
|                                      |                     | West Lafayette Registrar _____           | Date <u>10/30/11</u> |

OFFICE OF THE REGISTRAR

UD  
10/28/11

**TO:** The Faculty of the College of Engineering

**FROM:** The Faculty of the School of Electrical and Computer Engineering


**RE:** New Undergraduate Courses: ECE 41437 ASIC Fabrication and Test I and ECE 41438 ASIC Fabrication and Test II

The faculty of the School of Electrical and Computer Engineering has approved the following new courses. This action is now submitted to the Engineering Faculty with a recommendation for approval.

**ECE 41437 ASIC Fabrication and Test I**  
 Sem. Fall, Cr. 2, Lecture 1, Lab 1  
**Prerequisites:** ECE 33700 and Departmental Approval  
**Restrictions:** Must be enrolled in the School of Electrical and Computer Engineering  
**Description:** The first semester of a two-semester sequence to give teams of 3 to 6 students the experience of designing an ASIC (Application Specific Integrated Circuit), having the chip fabricated, and testing it. The team of students will develop requirements for a design, prepare the design using VHDL ((VHSIC (very high speed integrated circuit) Hardware Description Language)), Verilog, or schematic entry tools, create and use test benches to functionally verify the design, use automated tools to prepare a circuit layout, verify the final layout, submit the layout for fabrication, prepare a physical test bed, test or demonstrate the chip, and document all aspects of the design and test results.

**ECE 41438 ASIC Fabrication and Test II**  
 Sem. Spring, Cr. 2, Lecture 1, Lab 1  
**Prerequisites:** ECE 41437 and Departmental Approval  
**Restrictions:** Must be enrolled in the School of Electrical and Computer Engineering  
**Description:** The second semester of a two-semester sequence to give teams of 3 to 6 students the experience of designing an ASIC (Application Specific Integrated Circuit), having the chip fabricated, and testing it. The team of students will develop requirements for a design, prepare the design using VHDL ((VHSIC (very high speed integrated circuit) Hardware Description Language)), Verilog, or schematic entry tools, create and use test benches to functionally verify the design, use automated tools to prepare a circuit layout, verify the final layout, submit the layout for fabrication, prepare a physical test bed, test or demonstrate the chip, and document all aspects of the design and test results.

**Reason:** This course allows students to gain practical experience with the design and testing of an ASIC (Application Specific Integrated Circuit) using industry standard tools. In addition, formalizing the course with a permanent number is needed to sustain industrial support for the course. The courses have previously been offered experimentally as ECE 49500 in Fall 2006, Spring 2007, Fall 2007, Spring 2008, Fall 2008, Spring 2009, Fall 2009, Spring 2010, and Fall 2010, Spring 2011 with an average enrollment of 3 for each course.

  
 on behalf of V. Balakrishnan, Head

APPROVED FOR THE FACULTY  
 OF THE SCHOOLS OF ENGINEERING  
 BY THE ENGINEERING  
 CURRICULUM COMMITTEE

ECC Minutes     #5      
 Date     10/17/11      
 Chairman ECC     R. Cipra

# ECE 41437 - ASIC Fabrication and Test I

Lecture Hours: 1.0 Lab Hours: 1.0 Credits: 2.0

**Requisites:**

ECE 337

**Catalog Description:**

The first semester of a two-semester sequence to give teams of 3 to 6 students the experience of designing an ASIC (Application Specific Integrated Circuit), having the chip fabricated, and testing it. The team of students will develop requirements for a design, prepare the design using VHDL ((VHSIC (very high speed integrated circuit) Hardware Description Language)), Verilog, or schematic entry tools, create and use test benches to functionally verify the design, use automated tools to prepare a circuit layout, verify the final layout, submit the layout for fabrication, prepare a physical test bed, test or demonstrate the chip, and document all aspects of the design and test results.

**Supplementary Information:**

In the event that chip fabrication is unavailable, a reconfigurable logic based prototype may be tested instead. The instructor will meet weekly with each design team to monitor progress, explain new concepts, and guide the team in satisfying all course outcomes.

**Required Text(s):** None.

**Recommended Text(s):**

1. *Digital Integrated Circuits*, 2nd Edition, Jan M. Rabaey, Anantha Chandrakasan, and Borivoje Nikolic, Prentice -Hall, 2003, ISBN No. 0130909963.
2. *VHDL for Logic Synthesis*, 2nd Edition, Andrew Rushton, John Wiley & Sons, 1998, ISBN No. 047198325x.

**Course Outcomes:**

*A student who successfully fulfills the course requirements will have demonstrated:*

- i. Explain critical steps in the preparation of an ASIC design for fabrication and the tools required to perform these steps: functional verification, logic synthesis, physical layout, physical verification, and timing verification. (ALL individually). [3; k]
- ii. an ability to use advanced ASIC design software for at least 2 of the following: functional verification, logic synthesis, physical layout, physical verification, and timing verification. Create or use scripts to automate repetitive aspects of the process. [3; k]
- iii. an ability to define functional and physical requirements for an ASIC design of the team's choosing. [4; c,e]
- iv. an ability to define a circuit architecture that can be expected meet functional requirements subject to performance and area constraints. [4; c,e]
- v. an ability to estimate speed, throughput, and expected circuit area to ensure that constraints are satisfied.. [4; c]

~~Supporting Document on CD 3-1~~

- vi. an ability to create testbenches and verify the functionality of the design in source code, and after logic synthesis.. [4; e,k]
- vii. an ability to communicate effectively in writing by means of a collective technical report on the project and individual reports on how each outcome was satisfied.. [6; g]

**Assessment Method for Course Outcomes:** Any completed outcomes (1-7) will be assessed through evaluation of each students outcome completion report (described in outcome 8), corroborated by instructor observation during the semester, and by an end of semester interview. Outcome 8 will be assessed grading of the collective technical report and the individual outcome completion report.

**Lab Outline:**

| Lab   | Activity   |
|-------|--|
| 1-2   | Define Design Requirements and Constraints   |
| 3-6   | Define Chip Architecture   |
| 5-10  | Prepare design using a hardware description language   |
| 8-12  | Synthesize design to gate level representation   |
| 6-12  | Prepare Simulation Test Benches  |
| 8-14  | Verify functionality of source code and gate level design  |
| 12-14 | Prepare ASIC Layout. Might not complete until second semester.   |
| 13-14 | Verify functionality and manufacturability of the layout. Might not complete until second semester.    |
| 15    | Submit design for Fabrication (if fabrication is available). Might not complete until second semester. |

**Engineering Design Content:**

Establishment of Objectives and Criteria  
 Synthesis  
 Analysis  
 Construction  
 Testing  
 Evaluation

**Engineering Design Consideration(s):**

Manufacturability

# ECE 41438 - ASIC Fabrication and Test II

Lecture Hours: 1.0 Lab Hours: 1.0 Credits: 2.0

**Requisites:**

ECE 41437 and Departmental Approval.

**Catalog Description:**

The second semester of a two-semester sequence to give teams of 3 to 6 students the experience of designing an ASIC (Application Specific Integrated Circuit), having the chip fabricated, and testing it. The team of students will develop requirements for a design, prepare the design using VHDL ((VHSIC (very high speed integrated circuit) Hardware Description Language)), Verilog, or schematic entry tools, create and use test benches to functionally verify the design, use automated tools to prepare a circuit layout, verify the final layout, submit the layout for fabrication, prepare a physical test bed, test or demonstrate the chip, and document all aspects of the design and test results. In the event that chip fabrication is unavailable, a reconfigurable logic based prototype may be tested instead. The instructor will meet weekly with each design team to monitor progress, explain new concepts, and guide the team in satisfying all course outcomes.

**Supplemental Information:**

In the event that chip fabrication is unavailable, a reconfigurable logic based prototype may be tested instead. The instructor will meet weekly with each design team to monitor progress, explain new concepts, and guide the team in satisfying all course outcomes.

**Required Text(s):** None.

**Recommended Text(s):**

1. *VHDL for Logic Synthesis*, 2nd Edition, Andrew Rushton, John Wiley & Sons, 1998, ISBN No. 047198325x.

**Course Outcomes:**

*A student who successfully fulfills the course requirements will have demonstrated:*

- i. Create testbenches and verify the functionality of the design in source code after logic synthesis and after layout. [4; e,k]
- ii. Create an ASIC layout that is verified and ready for fabrication.. [3; c,k]
- iii. Design, implement, and use a hardware testbed for verification of functionality and performance of the chip after fabrication. Use a reconfigurable logic prototype for early testing and in lieu of a fabricated custom IC if necessary.. [4; c,e,k]
- iv. Communicate effectively by means of an oral presentation of the project either to students in another course or at a technical conference.. [6; g]
- v. Communicate effectively in writing by means of a collective technical report on the project and individual reports on how each outcome was satisfied.. [6; g]

**Assessment Method for Course Outcomes:** Any completed outcomes (1-7) will be assessed through evaluation of each student's outcome completion report (described in outcome 8), corroborated by instructor observation during the semester, and by an end of semester interview. Outcome 8 will be assessed grading of the collective technical report and the individual outcome completion report.

**Lab Outline:**

**Lab      Activity**

NOTE: Exact schedule is determined based on status of project at the end of the prior semester. It also depends on the schedule of the fabrication vendor. Week 1 will prepare complete ASIC layout (if not completed in semester 1)

- |       |  |
|-------|--|
| 1     | Verify functionality and manufacturability of the layout (if not completed in semester 1)  |
| 2     | Submit design for Fabrication (if fabrication is possible)   |
| 3-12  | Design and implement a hardware testbed  |
| 5-14  | Test functionality and performance of ASIC and/or reconfigurable logic implementation  |
| 13-15 | Prepare a testing report to be submitted to the organization that provided funds or wafer space for fabrication of the design (if fabrication is possible)                     |
| 4-12  | Prepare a paper and/or poster for submission to selected engineering education conference. If conference presentation isn't possible, give presentation to another ECE course. |
| 13-15 | Final Report   |
- Final Exam Week. End of semester interview.

**Engineering Design Content:**

Analysis  
Construction  
Testing  
Evaluation

**Engineering Design Consideration(s):**

Manufacturability

## School of Electrical and Computer Engineering (EFD 51-11)

### Description:

The first semester of a two-semester sequence to give teams of 3 to 6 students the experience of designing an ASIC (Application Specific Integrated Circuit), having the chip fabricated, and testing it. The team of students will develop requirements for a design, prepare the design using VHDL ((VHSIC (very high speed integrated circuit) Hardware Description Language)), Verilog, or schematic entry tools, create and use test benches to functionally verify the design, use automated tools to prepare a circuit layout, verify the final layout, submit the layout for fabrication, prepare a physical test bed, test or demonstrate the chip, and document all aspects of the design and test results.

**Prerequisite:** ECE 33700 and Departmental Approval

**Restrictions:** Must be enrolled in the School of Electrical and Computer Engineering

### Course Learning Outcomes:

*A student who successfully fulfills the course requirements will have demonstrated:*

- i. Explain critical steps in the preparation of an ASIC design for fabrication and the tools required to perform these steps: functional verification, logic synthesis, physical layout, physical verification, and timing verification. (ALL individually). [3; k]
- ii. an ability to use advanced ASIC design software for at least 2 of the following: functional verification, logic synthesis, physical layout, physical verification, and timing verification. Create or use scripts to automate repetitive aspects of the process. [3; k]
- iii. an ability to define functional and physical requirements for an ASIC design of the team's choosing. [4; c,e]
- iv. an ability to define a circuit architecture that can be expected meet functional requirements subject to performance and area constraints. [4; c,e]
- v. an ability to estimate speed, throughput, and expected circuit area to ensure that constraints are satisfied.. [4; c]
- vi. an ability to create testbenches and verify the functionality of the design in source code, and after logic synthesis.. [4; e,k]
- vii. an ability to communicate effectively in writing by means of a collective technical report on the project and individual reports on how each outcome was satisfied.. [6; g]

## School of Electrical and Computer Engineering (EFD 51-11 )

### Description:

The second semester of a two-semester sequence to give teams of 3 to 6 students the experience of designing an ASIC (Application Specific Integrated Circuit), having the chip fabricated, and testing it. The team of students will develop requirements for a design, prepare the design using VHDL ((VHSIC (very high speed integrated circuit) Hardware Description Language)), Verilog, or schematic entry tools, create and use test benches to functionally verify the design, use automated tools to prepare a circuit layout, verify the final layout, submit the layout for fabrication, prepare a physical test bed, test or demonstrate the chip, and document all aspects of the design and test results.

**Prerequisite:** ECE 41437 and Departmental Approval

**Restrictions:** Must be enrolled in the School of Electrical and Computer Engineering

### Course Learning Outcomes:

*A student who successfully fulfills the course requirements will have demonstrated:*

- i. Create testbenches and verify the functionality of the design in source code after logic synthesis and after layout. [4; e,k]
- ii. Create an ASIC layout that is verified and ready for fabrication.. [3; c,k]
- iii. Design, implement, and use a hardware testbed for verification of functionality and performance of the chip after fabrication. Use a reconfigurable logic prototype for early testing and in lieu of a fabricated custom IC if necessary.. [4; c,e,k]
- iv. Communicate effectively by means of an oral presentation of the project either to students in another course or at a technical conference.. [6; g]
- v. Communicate effectively in writing by means of a collective technical report on the project and individual reports on how each outcome was satisfied.. [6; g]



**PURDUE UNIVERSITY**  
REQUEST FOR ADDITION, EXPIRATION,  
OR REVISION OF AN UNDERGRADUATE COURSE  
(10000-40000 LEVEL)



EFD 51-11

DEPARTMENT School of Electrical and Computer Engineering (EFD 51-11) EFFECTIVE SESSION Spring 2012

INSTRUCTIONS: Please check the items below which describe the purpose of this request.

- |   |   |
|---|---|
| <input checked="" type="checkbox"/> 1. New course with supporting documents | <input type="checkbox"/> 7. Change in course attributes (department head signature only)  |
| <input type="checkbox"/> 2. Add existing course offered at another campus   | <input type="checkbox"/> 8. Change in instructional hours                                 |
| <input type="checkbox"/> 3. Expiration of a course                          | <input type="checkbox"/> 9. Change in course description                                  |
| <input type="checkbox"/> 4. Change in course number                         | <input type="checkbox"/> 10. Change in course requisites                                  |
| <input type="checkbox"/> 5. Change in course title                          | <input type="checkbox"/> 11. Change in semesters offered (department head signature only) |
| <input type="checkbox"/> 6. Change in course credit/type                    | <input type="checkbox"/> 12. Transfer from one department to another                      |

|   |                            |
|---|----------------------------|
| <b>PROPOSED:</b>                        | <b>EXISTING:</b>           |
| Subject Abbreviation <u>ECE</u>         | Subject Abbreviation _____ |
| Course Number <u>41438</u>              | Course Number _____        |
| Long Title <u>ASIC Fab and Test II</u>  | _____                      |
| Short Title <u>ASIC Fab and Test II</u> | _____                      |

**TERMS OFFERED**  
Check All That Apply:

Summer  Fall  Spring

**CAMPUS(ES) INVOLVED**

Calumet  N. Central  
 Cont Ed  Tech Statewide  
 Ft. Wayne  W. Lafayette  
 Indianapolis

Abbreviated title will be entered by the Office of the Registrar if omitted. (30 CHARACTERS ONLY)

**CREDIT TYPE**

1. Fixed Credit: Cr. Hrs. 2

2. Variable Credit Range:  
Minimum Cr. Hrs. \_\_\_\_\_  
(Check One) To  Or   
Maximum Cr. Hrs. \_\_\_\_\_

3. Equivalent Credit: Yes  No

**COURSE ATTRIBUTES: Check All That Apply**

- |  |  |
|--|--|
| <input type="checkbox"/> 1. Pass/Not Pass Only               | <input type="checkbox"/> 6. Registration Approval Type<br>Department <input checked="" type="checkbox"/> Instructor <input type="checkbox"/> |
| <input type="checkbox"/> 2. Satisfactory/Unsatisfactory Only | <input type="checkbox"/> 7. Variable Title   |
| <input type="checkbox"/> 3. Repeatable                       | <input type="checkbox"/> 8. Honors   |
| Maximum Repeatable Credit: _____                             | <input type="checkbox"/> 9. Full Time Privilege  |
| <input type="checkbox"/> 4. Credit by Examination            | <input type="checkbox"/> 10. Off Campus Experience   |
| <input type="checkbox"/> 5. Special Fees                     |  |

| ScheduleType | Minutes Per Mfg | Meetings Per Week | Weeks Offered | % of Credit Allocated |
|--------------|-----------------|-------------------|---------------|-----------------------|
| Lecture      | 50              | 1                 | 16            |                       |
| Recitation   |                 |                   |               |                       |
| Presentation |                 |                   |               |                       |
| Laboratory   | 100             | 2                 | 16            |                       |
| Lab Prep     |                 |                   |               |                       |
| Studio       |                 |                   |               |                       |
| Distance     |                 |                   |               |                       |
| Clinic       |                 |                   |               |                       |
| Experiential |                 |                   |               |                       |
| Research     |                 |                   |               |                       |
| Ind. Study   |                 |                   |               |                       |
| Pract/Observ |                 |                   |               |                       |

**Cross-Listed Courses**

\_\_\_\_\_

\_\_\_\_\_

\_\_\_\_\_

\_\_\_\_\_

**COURSE DESCRIPTION (INCLUDE REQUISITES/RESTRICTIONS):**  
See attached.

**\*COURSE LEARNING OUTCOMES:**  
See attached.

|   |  |
|---|--|
| Calumet Department Head _____ Date _____                                    | Calumet School Dean _____ Date _____   |
| Fort Wayne Department Head _____ Date _____                                 | Fort Wayne School Dean _____ Date _____  |
| Indianapolis Department Head _____ Date _____                               | Indianapolis School Dean _____ Date _____  |
| North Central Department Head _____ Date _____                              | North Central Chancellor _____ Date _____  |
| West Lafayette Department Head <u>[Signature]</u> <u>8/25/11</u> Date _____ | West Lafayette College/School Dean <u>[Signature]</u> <u>11/16/2011</u> Date _____ |
|   | West Lafayette Registrar _____ Date _____  |

OFFICE OF THE REGISTRAR

file



## School of Electrical and Computer Engineering (EFD 51-11 )

### Description:

The second semester of a two-semester sequence to give teams of 3 to 6 students the experience of designing an ASIC, having the chip fabricated, and testing it. The team of students will develop requirements for a design, prepare the design using VHDL, Verilog, or schematic entry tools, create and use test benches to functionally verify the design, use automated tools to prepare a circuit layout, verify the final layout, submit the layout for fabrication, prepare a physical test bed, test or demonstrate the chip, and document all aspects of the design and test results.

**Prerequisite:** ECE 41437 and Departmental Approval

**Restrictions:** Must be enrolled in the School of Electrical and Computer Engineering

### Course Learning Outcomes:

*A student who successfully fulfills the course requirements will have demonstrated:*

- i. Create testbenches and verify the functionality of the design in source code after logic synthesis and after layout. [4; e,k]
- ii. Create an ASIC layout that is verified and ready for fabrication.. [3; c,k]
- iii. Design, implement, and use a hardware testbed for verification of functionality and performance of the chip after fabrication. Use a reconfigurable logic prototype for early testing and in lieu of a fabricated custom IC if necessary.. [4; c,e,k]
- iv. Communicate effectively by means of an oral presentation of the project either to students in another course or at a technical conference.. [6; g]
- v. Communicate effectively in writing by means of a collective technical report on the project and individual reports on how each outcome was satisfied.. [6; g]

