TO: The Faculty of the College of Engineering

FROM: Elmore Family School of Electrical and Computer Engineering of the College of

Engineering

RE: ECE 51216 Changes in Location Offering

The faculty of the School of Electrical and Computer Engineering has approved the following in ECE 51216. This action is now submitted to the Engineering Faculty with a recommendation for approval.

From: West Lafayette Offering Location

This course was originally offered only at the West Lafayette location.

To: Indianapolis and West Lafayette Offering Location

This course will now be available at both the Indianapolis and West Lafayette

locations.

15 Mill

Reason: The course is now being offered at both locations due to the IUPUI split.

Mithuna Thottethodi, Associate Head for Teaching and Learning

Elmore Family School of Electrical and Computer Engineering

Purdue University School of Electrical and Computer Engineering ECE 51216: Digital Systems Design Automation Spring 2023 Course Syllabus

Instructor:

Prof. Anand Raghunathan

Office: MSEE 348 Phone: 765-494-3470

Email: raghunathan@purdue.edu

URL: https://engineering.purdue.edu/ECE/People/ptProfile?resource_id=46143

Office Hours: T-Th 15:30AM-11:30AM in MSEE 348

Course Description

Digital integrated circuits used in electronic computing systems (including cell phones, personal computers, servers, wearable devices, network routers and automotive electronics) are entirely or largely designed using Electronic Design Automation (EDA) tools. LoA, which is also referred to as Computer Aided Design (CAD), has been a key enabler to the serviconductor, electronics and computing industries. An understanding of low EDA tools vork is essential for IC designers (EDA tool users) who wish to get the most of the tools as well as to developers of EDA tools. In addition, the algorithms and computational cechniques used in EDA tools have found wide applicability in many other ar piration demains.

This course provides an introduction to the tools used to design and analyze digital circuits at the logic level of abstraction (where arcuits are composed of gates and flipflops). The course explores EDA tools by abstracting the underlying computational problems and presenting exact and heuristic algorithms that are used to solve them. Topics covered include an overview of the integrated circuit design flow, advanced Boolean algebra, synthesis of two-level circuits, multiplevel logic synthesis and technology mapping, sequential circuit synthesis, formal verification, timing analysis and optimization, power analysis and reduction, and design tools for emerging nanoscale technologies.

Text / Reading List

Primary Reading List

 Lecture notes provided as handouts in class or electronically through the course website

Secondary Reading List

 Synthesis and Optimization of Digital Circuits, G. De Micheli, Kluwer Academic Publishers, 2006, ISBN-13 No. 978-0070582781.

- Logic Synthesis and Verification, G. D. Hachtel and F. Somenzi, Kluwer Academic Publishers, 2006, ISBN-13 No. 978-0387310046.
- Logic Synthesis, S. Devadas, A. Ghosh, K. Keutzer, McGraw-Hill Professional, ISBN-13 No. 978-0070165007, June 1994.

Prerequisites

- ECE 270 and ECE 264 and senior standing, or graduate standing
- Prerequisite by Topic: Digital Logic Design, C or C++ or Java programming, basic familiarity with data structures and algorithms

Grading

The grade will be based on a cumulative score comprised of the following components:

- Homeworks and hands-on assignments 30%
- Mid-term exam 25 %
- Course or ije ct 40%
- Participation 5%

A late submission project will be applied to each homework, assignment, or project submission that is received after the applied deadline.

Class Schedule

Weeks	Principal Topics
1	Introduction to EDA, Coverview of Integrated Circuit (IC) design flow and
	levels of abstraction in IC design Quick tour through design automation at
	the logic level.
1	Advanced Boolean Algebra: Representations of Boolean functions,
	Operations on Boolean functions, Co-factors and their applications, Unate
	functions and unate-recursive paradigra
3	Two-level logic synthesis: Re-cap of K-maps and Quine WaCluskey
	method, Covering as a core problem in EDA Lyact and heuristic covering
	algorithms, Efficient generation of prime implicants, Heuristic two-level
	synthesis.
3	Multi-level logic synthesis: Boolean networks, Transformations
	on Boolean networks, Factoring, Algebraic and Boolean division, Kernel-
	based factoring, Efficient factoring using 0-1 matrices, Satisfiability and
	Observability don't cares, Optimization using don't cares, Technology
	mapping, Multi-level synthesis in practice.
1	Sequential synthesis: Finite-State Machine Synthesis – State minization
	and Encoding, Structural sequential optimization with Retiming
1	Timing Analysis: Clocking models for sequential circuits, Delay models for
	gates, Topological timing analysis, Functional timing analysis and the false
	path problem.

1	Timing Optimization: Collapsing and Re-structuring, Delay optimizing circuit transforms, Eliminating false paths, Technology mapping for minimum delay.
2	Combinational and Sequential Verification: Equivalence checking and model checking, Binary Decision Diagrams, Efficient function manipulation and analysis using BDDs, Use of BDDs for verification, Boolean Satisfiability Algorithms and Applications to Verification.
2	Low power design - Power estimation, Technology mapping for low power, Clock gating, Power management at the logic level (operand isolation, guarded evaluation and pre-computation)
1	Current topics - Variation-aware design, Design for nanoscale technologies

Academic Dishonesty

Purdue prohibit, "dishonesty in connection with any University activity. Cheating, plagiarism, or me wingly furnishing false information to the University are examples of dishonesty." [Part 5] Section U.-B-2-a, Student Regulations] Furthermore, the University Senate has stipulated that "the commitment of acts of cheating, lying, and deceit in any of their charges forms (such as the use of substitutes for taking examinations, the use of i.legal cribs, plaginrism, and copying during examinations) is dishonest and must not be tolerated. Moreover knowingly to aid and abet, directly or indirectly, other parties in committing dishonest acts is in itself dishonest." [University Senate Document 72-18, pecember 15, 1972].

A useful resource that provides further information is <u>Purdue's student guide for academic integrity</u> (https://www.purdub.edu/odos/academic-integrity/).

Academic dishonesty will result in a penalty that could range from a zero for the assignment or exam question to a failing grade for the course.

Disclaimer

This syllabus is subject to change for reasons that include work-related travel of the instructor and emergencies.

In the event of a major campus emergency, course requirements, deadlines and grading percentages are subject to changes that may be necessitated by a revised semester calendar or other circumstances beyond the instructor's control. Relevant changes to this course will be posted onto the course website or class mailing list. You are expected to read your @purdue.edu email and view the course website regularly to receive these messages.

See the <u>University's website</u> for additional information: https://www.purdue.edu/ehps/emergency_preparedness/